rk3288-veyron-pinky.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Google Veyron Pinky Rev 2 board device tree source
  4. *
  5. * Copyright 2015 Google, Inc
  6. */
  7. /dts-v1/;
  8. #include "rk3288-veyron-chromebook.dtsi"
  9. #include "cros-ec-sbs.dtsi"
  10. / {
  11. model = "Google Pinky";
  12. compatible = "google,veyron-pinky-rev2", "google,veyron-pinky",
  13. "google,veyron", "rockchip,rk3288";
  14. /delete-node/backlight-regulator;
  15. /delete-node/panel-regulator;
  16. /delete-node/emmc-pwrseq;
  17. /delete-node/vcc18-lcd;
  18. };
  19. &backlight {
  20. /delete-property/power-supply;
  21. };
  22. &emmc {
  23. /*
  24. * Use a pullup instead of a drive since the output is 3.3V and
  25. * really should be 1.8V (oops). The external pulldown will help
  26. * bring the voltage down if we only drive with a pullup here.
  27. * Therefore disable the powerseq (and actual reset) for pinky.
  28. */
  29. /delete-property/mmc-pwrseq;
  30. pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8 &emmc_reset>;
  31. };
  32. &edp {
  33. /delete-property/pinctrl-names;
  34. /delete-property/pinctrl-0;
  35. force-hpd;
  36. };
  37. &lid_switch {
  38. pinctrl-0 = <&pwr_key_h &ap_lid_int_l>;
  39. key-power {
  40. gpios = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;
  41. };
  42. };
  43. /* Touchpad connector */
  44. &i2c3 {
  45. status = "okay";
  46. clock-frequency = <400000>;
  47. i2c-scl-falling-time-ns = <50>;
  48. i2c-scl-rising-time-ns = <300>;
  49. };
  50. &panel {
  51. power-supply = <&vcc33_lcd>;
  52. };
  53. &pinctrl {
  54. pinctrl-names = "default", "sleep";
  55. pinctrl-0 = <
  56. /* Common for sleep and wake, but no owners */
  57. &ddr0_retention
  58. &ddrio_pwroff
  59. &global_pwroff
  60. /* Wake only */
  61. &suspend_l_wake
  62. &bt_dev_wake_awake
  63. >;
  64. pinctrl-1 = <
  65. /* Common for sleep and wake, but no owners */
  66. &ddr0_retention
  67. &ddrio_pwroff
  68. &global_pwroff
  69. /* Sleep only */
  70. &suspend_l_sleep
  71. &bt_dev_wake_sleep
  72. >;
  73. /delete-node/ lcd;
  74. backlight {
  75. /delete-node/ bl_pwr_en;
  76. };
  77. buttons {
  78. pwr_key_h: pwr-key-h {
  79. rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
  80. };
  81. };
  82. emmc {
  83. emmc_reset: emmc-reset {
  84. rockchip,pins = <7 RK_PB4 RK_FUNC_GPIO &pcfg_pull_up>;
  85. };
  86. };
  87. sdmmc {
  88. sdmmc_wp_pin: sdmmc-wp-pin {
  89. rockchip,pins = <7 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>;
  90. };
  91. };
  92. };
  93. &rk808 {
  94. regulators {
  95. vcc18_lcd: SWITCH_REG2 {
  96. regulator-always-on;
  97. regulator-boot-on;
  98. regulator-name = "vcc18_lcd";
  99. regulator-state-mem {
  100. regulator-off-in-suspend;
  101. };
  102. };
  103. };
  104. };
  105. &sdmmc {
  106. pinctrl-names = "default";
  107. pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd_disabled &sdmmc_cd_pin
  108. &sdmmc_wp_pin &sdmmc_bus4>;
  109. wp-gpios = <&gpio7 RK_PB2 GPIO_ACTIVE_HIGH>;
  110. };
  111. &tsadc {
  112. /* Some connection is flaky making the tsadc hang the system */
  113. status = "disabled";
  114. };