rk3288-veyron-jerry.dts 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Google Veyron Jerry Rev 3+ board device tree source
  4. *
  5. * Copyright 2015 Google, Inc
  6. */
  7. /dts-v1/;
  8. #include "rk3288-veyron-chromebook.dtsi"
  9. #include "cros-ec-sbs.dtsi"
  10. / {
  11. model = "Google Jerry";
  12. compatible = "google,veyron-jerry-rev15", "google,veyron-jerry-rev14",
  13. "google,veyron-jerry-rev13", "google,veyron-jerry-rev12",
  14. "google,veyron-jerry-rev11", "google,veyron-jerry-rev10",
  15. "google,veyron-jerry-rev7", "google,veyron-jerry-rev6",
  16. "google,veyron-jerry-rev5", "google,veyron-jerry-rev4",
  17. "google,veyron-jerry-rev3", "google,veyron-jerry",
  18. "google,veyron", "rockchip,rk3288";
  19. };
  20. &rk808 {
  21. pinctrl-names = "default";
  22. pinctrl-0 = <&pmic_int_l &dvs_1 &dvs_2>;
  23. dvs-gpios = <&gpio7 RK_PB4 GPIO_ACTIVE_HIGH>,
  24. <&gpio7 RK_PB7 GPIO_ACTIVE_HIGH>;
  25. regulators {
  26. mic_vcc: LDO_REG2 {
  27. regulator-name = "mic_vcc";
  28. regulator-always-on;
  29. regulator-boot-on;
  30. regulator-min-microvolt = <1800000>;
  31. regulator-max-microvolt = <1800000>;
  32. regulator-state-mem {
  33. regulator-off-in-suspend;
  34. };
  35. };
  36. };
  37. };
  38. &sdio0 {
  39. #address-cells = <1>;
  40. #size-cells = <0>;
  41. mwifiex: wifi@1 {
  42. compatible = "marvell,sd8897";
  43. reg = <1>;
  44. marvell,caldata-txpwrlimit-2g = /bits/ 8 <
  45. 0x01 0x00 0x06 0x00 0x08 0x02 0x89 0x01
  46. 0x24 0x00 0x67 0x09 0x14 0x01 0x00 0x0f 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c
  47. 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c
  48. 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01 0x24 0x00 0x67 0x09 0x14 0x02 0x00 0x0f
  49. 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09
  50. 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01
  51. 0x24 0x00 0x67 0x09 0x14 0x03 0x00 0x0f 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c
  52. 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c
  53. 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01 0x24 0x00 0x67 0x09 0x14 0x04 0x00 0x0f
  54. 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09
  55. 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01
  56. 0x24 0x00 0x67 0x09 0x14 0x05 0x00 0x0f 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c
  57. 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c
  58. 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01 0x24 0x00 0x67 0x09 0x14 0x06 0x00 0x0f
  59. 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09
  60. 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01
  61. 0x24 0x00 0x67 0x09 0x14 0x07 0x00 0x0f 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c
  62. 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c
  63. 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01 0x24 0x00 0x67 0x09 0x14 0x08 0x00 0x0f
  64. 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09
  65. 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01
  66. 0x24 0x00 0x67 0x09 0x14 0x09 0x00 0x0f 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c
  67. 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c
  68. 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01 0x24 0x00 0x67 0x09 0x14 0x0a 0x00 0x0f
  69. 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09
  70. 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01
  71. 0x24 0x00 0x67 0x09 0x14 0x0b 0x00 0x0f 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c
  72. 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c
  73. 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01 0x24 0x00 0x67 0x09 0x14 0x0c 0x00 0x0f
  74. 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09
  75. 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01
  76. 0x24 0x00 0x67 0x09 0x14 0x0d 0x00 0x0f 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c
  77. 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c
  78. 0x0d 0x09 0x0e 0x09 0x0f 0x09>;
  79. marvell,caldata-txpwrlimit-5g-sub0 = /bits/ 8 <
  80. 0x01 0x00 0x06 0x00 0xf0 0x01 0x89 0x01
  81. 0x3a 0x00 0x88 0x13 0x14 0x24 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a
  82. 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09
  83. 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05
  84. 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00
  85. 0x88 0x13 0x14 0x28 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a
  86. 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09
  87. 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05
  88. 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13
  89. 0x14 0x2c 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09
  90. 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09
  91. 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05
  92. 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x30
  93. 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09
  94. 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05
  95. 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05
  96. 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x34 0x01 0x0c
  97. 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09
  98. 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05
  99. 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05
  100. 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x38 0x01 0x0c 0x02 0x0c
  101. 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a
  102. 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05
  103. 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05
  104. 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x3c 0x01 0x0c 0x02 0x0c 0x03 0x0c
  105. 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a
  106. 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05
  107. 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05
  108. 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x40 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a
  109. 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a
  110. 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05
  111. 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05>;
  112. marvell,caldata-txpwrlimit-5g-sub1 = /bits/ 8 <
  113. 0x01 0x00 0x06 0x00 0xaa 0x02 0x89 0x01
  114. 0x3a 0x00 0x88 0x13 0x14 0x64 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a
  115. 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09
  116. 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05
  117. 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00
  118. 0x88 0x13 0x14 0x68 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a
  119. 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09
  120. 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05
  121. 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13
  122. 0x14 0x6c 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09
  123. 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09
  124. 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05
  125. 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x70
  126. 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09
  127. 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05
  128. 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05
  129. 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x74 0x01 0x0c
  130. 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09
  131. 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05
  132. 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05
  133. 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x78 0x01 0x0c 0x02 0x0c
  134. 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a
  135. 0x0b 0x0a 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05
  136. 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05
  137. 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x7c 0x01 0x0c 0x02 0x0c 0x03 0x0c
  138. 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a
  139. 0x0c 0x0a 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05
  140. 0x14 0x05 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05
  141. 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x80 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a
  142. 0x05 0x0a 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a
  143. 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05
  144. 0x15 0x05 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01
  145. 0x3a 0x00 0x88 0x13 0x14 0x84 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a
  146. 0x06 0x0a 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x09
  147. 0x0e 0x09 0x0f 0x09 0x10 0x05 0x11 0x05 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05
  148. 0x16 0x05 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00
  149. 0x88 0x13 0x14 0x88 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a
  150. 0x07 0x08 0x08 0x08 0x09 0x08 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x08 0x0e 0x08
  151. 0x0f 0x08 0x10 0x04 0x11 0x04 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x04
  152. 0x17 0x04 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13
  153. 0x14 0x8c 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x08
  154. 0x08 0x08 0x09 0x08 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x08 0x0e 0x08 0x0f 0x08
  155. 0x10 0x04 0x11 0x04 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x04 0x17 0x04
  156. 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05>;
  157. marvell,caldata-txpwrlimit-5g-sub2 = /bits/ 8 <
  158. 0x01 0x00 0x06 0x00 0x36 0x01 0x89 0x01
  159. 0x3a 0x00 0x88 0x13 0x14 0x95 0x01 0x0b 0x02 0x0b 0x03 0x0b 0x04 0x0a 0x05 0x0a
  160. 0x06 0x0a 0x07 0x08 0x08 0x08 0x09 0x08 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x08
  161. 0x0e 0x08 0x0f 0x08 0x10 0x04 0x11 0x04 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05
  162. 0x16 0x04 0x17 0x04 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00
  163. 0x88 0x13 0x14 0x99 0x01 0x0b 0x02 0x0b 0x03 0x0b 0x04 0x0a 0x05 0x0a 0x06 0x0a
  164. 0x07 0x08 0x08 0x08 0x09 0x08 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x08 0x0e 0x08
  165. 0x0f 0x08 0x10 0x04 0x11 0x04 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x04
  166. 0x17 0x04 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13
  167. 0x14 0x9d 0x01 0x0b 0x02 0x0b 0x03 0x0b 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x08
  168. 0x08 0x08 0x09 0x08 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x08 0x0e 0x08 0x0f 0x08
  169. 0x10 0x04 0x11 0x04 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x04 0x17 0x04
  170. 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0xa1
  171. 0x01 0x0b 0x02 0x0b 0x03 0x0b 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x08 0x08 0x08
  172. 0x09 0x08 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x08 0x0e 0x08 0x0f 0x08 0x10 0x04
  173. 0x11 0x04 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x04 0x17 0x04 0x18 0x05
  174. 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0xa5 0x01 0x0b
  175. 0x02 0x0b 0x03 0x0b 0x04 0x0a 0x05 0x0a 0x06 0x0a 0x07 0x08 0x08 0x08 0x09 0x08
  176. 0x0a 0x0a 0x0b 0x0a 0x0c 0x0a 0x0d 0x08 0x0e 0x08 0x0f 0x08 0x10 0x04 0x11 0x04
  177. 0x12 0x05 0x13 0x05 0x14 0x05 0x15 0x05 0x16 0x04 0x17 0x04 0x18 0x05 0x19 0x05
  178. 0x1a 0x05 0x1b 0x05>;
  179. };
  180. };
  181. &sdmmc {
  182. disable-wp;
  183. pinctrl-names = "default";
  184. pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd_disabled &sdmmc_cd_pin
  185. &sdmmc_bus4>;
  186. };
  187. &vcc_5v {
  188. enable-active-high;
  189. gpio = <&gpio7 RK_PC5 GPIO_ACTIVE_HIGH>;
  190. pinctrl-names = "default";
  191. pinctrl-0 = <&drv_5v>;
  192. };
  193. &vcc50_hdmi {
  194. enable-active-high;
  195. gpio = <&gpio5 RK_PC3 GPIO_ACTIVE_HIGH>;
  196. pinctrl-names = "default";
  197. pinctrl-0 = <&vcc50_hdmi_en>;
  198. };
  199. &gpio0 {
  200. gpio-line-names = "PMIC_SLEEP_AP",
  201. "DDRIO_PWROFF",
  202. "DDRIO_RETEN",
  203. "TS3A227E_INT_L",
  204. "PMIC_INT_L",
  205. "PWR_KEY_L",
  206. "AP_LID_INT_L",
  207. "EC_IN_RW",
  208. "AC_PRESENT_AP",
  209. /*
  210. * RECOVERY_SW_L is Chrome OS ABI. Schematics call
  211. * it REC_MODE_L.
  212. */
  213. "RECOVERY_SW_L",
  214. "OTP_OUT",
  215. "HOST1_PWR_EN",
  216. "USBOTG_PWREN_H",
  217. "AP_WARM_RESET_H",
  218. "nFAULT2",
  219. "I2C0_SDA_PMIC",
  220. "I2C0_SCL_PMIC",
  221. "SUSPEND_L",
  222. "USB_INT";
  223. };
  224. &gpio2 {
  225. gpio-line-names = "CONFIG0",
  226. "CONFIG1",
  227. "CONFIG2",
  228. "",
  229. "",
  230. "",
  231. "",
  232. "CONFIG3",
  233. "",
  234. "EMMC_RST_L",
  235. "",
  236. "",
  237. "BL_PWR_EN",
  238. "AVDD_1V8_DISP_EN";
  239. };
  240. &gpio3 {
  241. gpio-line-names = "FLASH0_D0",
  242. "FLASH0_D1",
  243. "FLASH0_D2",
  244. "FLASH0_D3",
  245. "FLASH0_D4",
  246. "FLASH0_D5",
  247. "FLASH0_D6",
  248. "FLASH0_D7",
  249. "",
  250. "",
  251. "",
  252. "",
  253. "",
  254. "",
  255. "",
  256. "",
  257. "FLASH0_CS2/EMMC_CMD",
  258. "",
  259. "FLASH0_DQS/EMMC_CLKO";
  260. };
  261. &gpio4 {
  262. gpio-line-names = "",
  263. "",
  264. "",
  265. "",
  266. "",
  267. "",
  268. "",
  269. "",
  270. "",
  271. "",
  272. "",
  273. "",
  274. "",
  275. "",
  276. "",
  277. "",
  278. "UART0_RXD",
  279. "UART0_TXD",
  280. "UART0_CTS",
  281. "UART0_RTS",
  282. "SDIO0_D0",
  283. "SDIO0_D1",
  284. "SDIO0_D2",
  285. "SDIO0_D3",
  286. "SDIO0_CMD",
  287. "SDIO0_CLK",
  288. "BT_DEV_WAKE",
  289. "",
  290. "WIFI_ENABLE_H",
  291. "BT_ENABLE_L",
  292. "WIFI_HOST_WAKE",
  293. "BT_HOST_WAKE";
  294. };
  295. &gpio5 {
  296. gpio-line-names = "",
  297. "",
  298. "",
  299. "",
  300. "",
  301. "",
  302. "",
  303. "",
  304. "",
  305. "",
  306. "",
  307. "",
  308. "SPI0_CLK",
  309. "SPI0_CS0",
  310. "SPI0_TXD",
  311. "SPI0_RXD",
  312. "",
  313. "",
  314. "",
  315. "VCC50_HDMI_EN";
  316. };
  317. &gpio6 {
  318. gpio-line-names = "I2S0_SCLK",
  319. "I2S0_LRCK_RX",
  320. "I2S0_LRCK_TX",
  321. "I2S0_SDI",
  322. "I2S0_SDO0",
  323. "HP_DET_H",
  324. "",
  325. "INT_CODEC",
  326. "I2S0_CLK",
  327. "I2C2_SDA",
  328. "I2C2_SCL",
  329. "MICDET",
  330. "",
  331. "",
  332. "",
  333. "",
  334. "SDMMC_D0",
  335. "SDMMC_D1",
  336. "SDMMC_D2",
  337. "SDMMC_D3",
  338. "SDMMC_CLK",
  339. "SDMMC_CMD";
  340. };
  341. &gpio7 {
  342. gpio-line-names = "LCDC_BL",
  343. "PWM_LOG",
  344. "BL_EN",
  345. "TRACKPAD_INT",
  346. "TPM_INT_H",
  347. "SDMMC_DET_L",
  348. /*
  349. * AP_FLASH_WP_L is Chrome OS ABI. Schematics call
  350. * it FW_WP_AP.
  351. */
  352. "AP_FLASH_WP_L",
  353. "EC_INT",
  354. "CPU_NMI",
  355. "DVSOK",
  356. "",
  357. "EDP_HPD",
  358. "DVS1",
  359. "nFAULT1",
  360. "LCD_EN",
  361. "DVS2",
  362. "VCC5V_GOOD_H",
  363. "I2C4_SDA_TP",
  364. "I2C4_SCL_TP",
  365. "I2C5_SDA_HDMI",
  366. "I2C5_SCL_HDMI",
  367. "5V_DRV",
  368. "UART2_RXD",
  369. "UART2_TXD";
  370. };
  371. &gpio8 {
  372. gpio-line-names = "RAM_ID0",
  373. "RAM_ID1",
  374. "RAM_ID2",
  375. "RAM_ID3",
  376. "I2C1_SDA_TPM",
  377. "I2C1_SCL_TPM",
  378. "SPI2_CLK",
  379. "SPI2_CS0",
  380. "SPI2_RXD",
  381. "SPI2_TXD";
  382. };
  383. &pinctrl {
  384. pinctrl-names = "default", "sleep";
  385. pinctrl-0 = <
  386. /* Common for sleep and wake, but no owners */
  387. &ddr0_retention
  388. &ddrio_pwroff
  389. &global_pwroff
  390. /* Wake only */
  391. &suspend_l_wake
  392. &bt_dev_wake_awake
  393. >;
  394. pinctrl-1 = <
  395. /* Common for sleep and wake, but no owners */
  396. &ddr0_retention
  397. &ddrio_pwroff
  398. &global_pwroff
  399. /* Sleep only */
  400. &suspend_l_sleep
  401. &bt_dev_wake_sleep
  402. >;
  403. buck-5v {
  404. drv_5v: drv-5v {
  405. rockchip,pins = <7 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
  406. };
  407. };
  408. hdmi {
  409. vcc50_hdmi_en: vcc50-hdmi-en {
  410. rockchip,pins = <5 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>;
  411. };
  412. };
  413. pmic {
  414. dvs_1: dvs-1 {
  415. rockchip,pins = <7 RK_PB4 RK_FUNC_GPIO &pcfg_pull_down>;
  416. };
  417. dvs_2: dvs-2 {
  418. rockchip,pins = <7 RK_PB7 RK_FUNC_GPIO &pcfg_pull_down>;
  419. };
  420. };
  421. };
  422. &i2c4 {
  423. status = "okay";
  424. /*
  425. * Trackpad pin control is shared between Elan and Synaptics devices
  426. * so we have to pull it up to the bus level.
  427. */
  428. pinctrl-names = "default";
  429. pinctrl-0 = <&i2c4_xfer &trackpad_int>;
  430. trackpad@15 {
  431. /*
  432. * Remove the inherited pinctrl settings to avoid clashing
  433. * with bus-wide ones.
  434. */
  435. /delete-property/pinctrl-names;
  436. /delete-property/pinctrl-0;
  437. };
  438. trackpad@2c {
  439. compatible = "hid-over-i2c";
  440. interrupt-parent = <&gpio7>;
  441. interrupts = <RK_PA3 IRQ_TYPE_EDGE_FALLING>;
  442. reg = <0x2c>;
  443. hid-descr-addr = <0x0020>;
  444. vcc-supply = <&vcc33_io>;
  445. wakeup-source;
  446. };
  447. };