r8a7743-iwg20m.dtsi 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Device Tree Source for the iWave-RZG1M-20M Qseven SOM
  4. *
  5. * Copyright (C) 2017 Renesas Electronics Corp.
  6. */
  7. #include "r8a7743.dtsi"
  8. #include <dt-bindings/gpio/gpio.h>
  9. / {
  10. compatible = "iwave,g20m", "renesas,r8a7743";
  11. memory@40000000 {
  12. device_type = "memory";
  13. reg = <0 0x40000000 0 0x20000000>;
  14. };
  15. memory@200000000 {
  16. device_type = "memory";
  17. reg = <2 0x00000000 0 0x20000000>;
  18. };
  19. reg_3p3v: 3p3v {
  20. compatible = "regulator-fixed";
  21. regulator-name = "3P3V";
  22. regulator-min-microvolt = <3300000>;
  23. regulator-max-microvolt = <3300000>;
  24. regulator-always-on;
  25. regulator-boot-on;
  26. };
  27. };
  28. &extal_clk {
  29. clock-frequency = <20000000>;
  30. };
  31. &pfc {
  32. mmcif0_pins: mmc {
  33. groups = "mmc_data8_b", "mmc_ctrl";
  34. function = "mmc";
  35. };
  36. qspi_pins: qspi {
  37. groups = "qspi_ctrl", "qspi_data2";
  38. function = "qspi";
  39. };
  40. sdhi0_pins: sd0 {
  41. groups = "sdhi0_data4", "sdhi0_ctrl";
  42. function = "sdhi0";
  43. power-source = <3300>;
  44. };
  45. };
  46. &mmcif0 {
  47. pinctrl-0 = <&mmcif0_pins>;
  48. pinctrl-names = "default";
  49. vmmc-supply = <&reg_3p3v>;
  50. bus-width = <8>;
  51. non-removable;
  52. status = "okay";
  53. };
  54. &qspi {
  55. pinctrl-0 = <&qspi_pins>;
  56. pinctrl-names = "default";
  57. status = "okay";
  58. /* WARNING - This device contains the bootloader. Handle with care. */
  59. flash: flash@0 {
  60. #address-cells = <1>;
  61. #size-cells = <1>;
  62. compatible = "sst,sst25vf016b", "jedec,spi-nor";
  63. reg = <0>;
  64. spi-max-frequency = <50000000>;
  65. spi-tx-bus-width = <1>;
  66. spi-rx-bus-width = <1>;
  67. m25p,fast-read;
  68. spi-cpol;
  69. spi-cpha;
  70. };
  71. };
  72. &sdhi0 {
  73. pinctrl-0 = <&sdhi0_pins>;
  74. pinctrl-names = "default";
  75. vmmc-supply = <&reg_3p3v>;
  76. vqmmc-supply = <&reg_3p3v>;
  77. cd-gpios = <&gpio7 11 GPIO_ACTIVE_LOW>;
  78. status = "okay";
  79. };