qcom-sdx55-telit-fn980-tlb.dts 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341
  1. // SPDX-License-Identifier: BSD-3-Clause
  2. /*
  3. * Copyright (c) 2021, Linaro Ltd.
  4. */
  5. /dts-v1/;
  6. #include <dt-bindings/gpio/gpio.h>
  7. #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
  8. #include "qcom-sdx55.dtsi"
  9. #include "qcom-pmx55.dtsi"
  10. / {
  11. model = "Telit FN980 TLB";
  12. compatible = "qcom,sdx55-telit-fn980-tlb", "qcom,sdx55";
  13. qcom,board-id = <0xb010008 0x0>;
  14. aliases {
  15. serial0 = &blsp1_uart3;
  16. };
  17. chosen {
  18. stdout-path = "serial0:921600n8";
  19. };
  20. reserved-memory {
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. ranges;
  24. mpss_debug_mem: memory@8ef00000 {
  25. no-map;
  26. reg = <0x8ef00000 0x800000>;
  27. };
  28. ipa_fw_mem: memory@8fced000 {
  29. no-map;
  30. reg = <0x8fced000 0x10000>;
  31. };
  32. mpss_adsp_mem: memory@90800000 {
  33. no-map;
  34. reg = <0x90800000 0xf800000>;
  35. };
  36. };
  37. vph_pwr: vph-pwr-regulator {
  38. compatible = "regulator-fixed";
  39. regulator-name = "vph_pwr";
  40. regulator-min-microvolt = <3700000>;
  41. regulator-max-microvolt = <3700000>;
  42. };
  43. vreg_bob_3p3: pmx55-bob {
  44. compatible = "regulator-fixed";
  45. regulator-name = "vreg_bob_3p3";
  46. regulator-min-microvolt = <3300000>;
  47. regulator-max-microvolt = <3300000>;
  48. regulator-always-on;
  49. regulator-boot-on;
  50. vin-supply = <&vph_pwr>;
  51. };
  52. vreg_s7e_mx_0p752: pmx55-s7e {
  53. compatible = "regulator-fixed";
  54. regulator-name = "vreg_s7e_mx_0p752";
  55. regulator-min-microvolt = <752000>;
  56. regulator-max-microvolt = <752000>;
  57. vin-supply = <&vph_pwr>;
  58. };
  59. vreg_sd_vdd: sd-vdd {
  60. compatible = "regulator-fixed";
  61. regulator-name = "vreg_sd_vdd";
  62. regulator-min-microvolt = <2950000>;
  63. regulator-max-microvolt = <2950000>;
  64. vin-supply = <&vreg_vddpx_2>;
  65. };
  66. vreg_vddpx_2: vddpx-2 {
  67. compatible = "regulator-gpio";
  68. regulator-name = "vreg_vddpx_2";
  69. regulator-min-microvolt = <1800000>;
  70. regulator-max-microvolt = <2850000>;
  71. enable-gpios = <&tlmm 98 GPIO_ACTIVE_HIGH>;
  72. gpios = <&tlmm 100 GPIO_ACTIVE_HIGH>;
  73. states = <1800000 0>, <2850000 1>;
  74. startup-delay-us = <200000>;
  75. enable-active-high;
  76. regulator-boot-on;
  77. vin-supply = <&vph_pwr>;
  78. };
  79. };
  80. &apps_rsc {
  81. pmx55-rpmh-regulators {
  82. compatible = "qcom,pmx55-rpmh-regulators";
  83. qcom,pmic-id = "e";
  84. vdd-s1-supply = <&vph_pwr>;
  85. vdd-s2-supply = <&vph_pwr>;
  86. vdd-s3-supply = <&vph_pwr>;
  87. vdd-s4-supply = <&vph_pwr>;
  88. vdd-s5-supply = <&vph_pwr>;
  89. vdd-s6-supply = <&vph_pwr>;
  90. vdd-s7-supply = <&vph_pwr>;
  91. vdd-l1-l2-supply = <&vreg_s2e_1p224>;
  92. vdd-l3-l9-supply = <&vreg_s3e_0p824>;
  93. vdd-l4-l12-supply = <&vreg_s4e_1p904>;
  94. vdd-l5-l6-supply = <&vreg_s4e_1p904>;
  95. vdd-l7-l8-supply = <&vreg_s3e_0p824>;
  96. vdd-l10-l11-l13-supply = <&vreg_bob_3p3>;
  97. vdd-l14-supply = <&vreg_s7e_mx_0p752>;
  98. vdd-l15-supply = <&vreg_s2e_1p224>;
  99. vdd-l16-supply = <&vreg_s4e_1p904>;
  100. vreg_s2e_1p224: smps2 {
  101. regulator-min-microvolt = <1280000>;
  102. regulator-max-microvolt = <1400000>;
  103. };
  104. vreg_s3e_0p824: smps3 {
  105. regulator-min-microvolt = <800000>;
  106. regulator-max-microvolt = <1000000>;
  107. };
  108. vreg_s4e_1p904: smps4 {
  109. regulator-min-microvolt = <1800000>;
  110. regulator-max-microvolt = <1960000>;
  111. };
  112. vreg_l1e_bb_1p2: ldo1 {
  113. regulator-min-microvolt = <1200000>;
  114. regulator-max-microvolt = <1200000>;
  115. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  116. };
  117. ldo2 {
  118. regulator-min-microvolt = <1128000>;
  119. regulator-max-microvolt = <1128000>;
  120. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  121. };
  122. ldo3 {
  123. regulator-min-microvolt = <800000>;
  124. regulator-max-microvolt = <800000>;
  125. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  126. };
  127. vreg_l4e_bb_0p875: ldo4 {
  128. regulator-min-microvolt = <872000>;
  129. regulator-max-microvolt = <872000>;
  130. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  131. };
  132. vreg_l5e_bb_1p7: ldo5 {
  133. regulator-min-microvolt = <1704000>;
  134. regulator-max-microvolt = <1900000>;
  135. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  136. };
  137. ldo6 {
  138. regulator-min-microvolt = <1800000>;
  139. regulator-max-microvolt = <1800000>;
  140. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  141. };
  142. ldo7 {
  143. regulator-min-microvolt = <480000>;
  144. regulator-max-microvolt = <900000>;
  145. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  146. };
  147. ldo8 {
  148. regulator-min-microvolt = <480000>;
  149. regulator-max-microvolt = <900000>;
  150. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  151. };
  152. ldo9 {
  153. regulator-min-microvolt = <800000>;
  154. regulator-max-microvolt = <800000>;
  155. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  156. };
  157. vreg_l10e_3p1: ldo10 {
  158. regulator-min-microvolt = <3088000>;
  159. regulator-max-microvolt = <3088000>;
  160. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  161. };
  162. ldo11 {
  163. regulator-min-microvolt = <1704000>;
  164. regulator-max-microvolt = <2928000>;
  165. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  166. };
  167. ldo12 {
  168. regulator-min-microvolt = <1200000>;
  169. regulator-max-microvolt = <1200000>;
  170. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  171. };
  172. ldo13 {
  173. regulator-min-microvolt = <1704000>;
  174. regulator-max-microvolt = <2928000>;
  175. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  176. };
  177. ldo14 {
  178. regulator-min-microvolt = <600000>;
  179. regulator-max-microvolt = <800000>;
  180. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  181. };
  182. ldo15 {
  183. regulator-min-microvolt = <1200000>;
  184. regulator-max-microvolt = <1200000>;
  185. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  186. };
  187. ldo16 {
  188. regulator-min-microvolt = <1704000>;
  189. regulator-max-microvolt = <1904000>;
  190. regulator-initial-mode = <RPMH_REGULATOR_MODE_LPM>;
  191. };
  192. };
  193. };
  194. &blsp1_uart3 {
  195. status = "ok";
  196. };
  197. &ipa {
  198. status = "okay";
  199. memory-region = <&ipa_fw_mem>;
  200. };
  201. &pcie0_phy {
  202. status = "okay";
  203. vdda-phy-supply = <&vreg_l1e_bb_1p2>;
  204. vdda-pll-supply = <&vreg_l4e_bb_0p875>;
  205. };
  206. &pcie_ep {
  207. status = "okay";
  208. pinctrl-names = "default";
  209. pinctrl-0 = <&pcie_ep_clkreq_default &pcie_ep_perst_default
  210. &pcie_ep_wake_default>;
  211. };
  212. &qpic_bam {
  213. status = "ok";
  214. };
  215. &qpic_nand {
  216. status = "ok";
  217. nand@0 {
  218. reg = <0>;
  219. nand-ecc-strength = <8>;
  220. nand-ecc-step-size = <512>;
  221. nand-bus-width = <8>;
  222. /* ico and efs2 partitions are secured */
  223. secure-regions = /bits/ 64 <0x500000 0x500000
  224. 0xa00000 0xb00000>;
  225. };
  226. };
  227. &remoteproc_mpss {
  228. status = "okay";
  229. memory-region = <&mpss_adsp_mem>;
  230. };
  231. &tlmm {
  232. pcie_ep_clkreq_default: pcie_ep_clkreq_default {
  233. mux {
  234. pins = "gpio56";
  235. function = "pcie_clkreq";
  236. };
  237. config {
  238. pins = "gpio56";
  239. drive-strength = <2>;
  240. bias-disable;
  241. };
  242. };
  243. pcie_ep_perst_default: pcie_ep_perst_default {
  244. mux {
  245. pins = "gpio57";
  246. function = "gpio";
  247. };
  248. config {
  249. pins = "gpio57";
  250. drive-strength = <2>;
  251. bias-pull-down;
  252. };
  253. };
  254. pcie_ep_wake_default: pcie_ep_wake_default {
  255. mux {
  256. pins = "gpio53";
  257. function = "gpio";
  258. };
  259. config {
  260. pins = "gpio53";
  261. drive-strength = <2>;
  262. bias-disable;
  263. };
  264. };
  265. };
  266. &usb_hsphy {
  267. status = "okay";
  268. vdda-pll-supply = <&vreg_l4e_bb_0p875>;
  269. vdda33-supply = <&vreg_l10e_3p1>;
  270. vdda18-supply = <&vreg_l5e_bb_1p7>;
  271. };
  272. &usb_qmpphy {
  273. status = "okay";
  274. vdda-phy-supply = <&vreg_l4e_bb_0p875>;
  275. vdda-pll-supply = <&vreg_l1e_bb_1p2>;
  276. };
  277. &usb {
  278. status = "okay";
  279. };
  280. &usb_dwc3 {
  281. dr_mode = "peripheral";
  282. };