qcom-ipq8064-v2.0.dtsi 1.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include "qcom-ipq8064.dtsi"
  3. / {
  4. model = "Qualcomm Technologies, Inc. IPQ8064-v2.0";
  5. aliases {
  6. serial0 = &gsbi4_serial;
  7. };
  8. chosen {
  9. stdout-path = "serial0:115200n8";
  10. };
  11. reserved-memory {
  12. #address-cells = <1>;
  13. #size-cells = <1>;
  14. ranges;
  15. rsvd@41200000 {
  16. reg = <0x41200000 0x300000>;
  17. no-map;
  18. };
  19. };
  20. };
  21. &gsbi4 {
  22. qcom,mode = <GSBI_PROT_I2C_UART>;
  23. status = "okay";
  24. serial@16340000 {
  25. status = "okay";
  26. };
  27. /*
  28. * The i2c device on gsbi4 should not be enabled.
  29. * On ipq806x designs gsbi4 i2c is meant for exclusive
  30. * RPM usage. Turning this on in kernel manifests as
  31. * i2c failure for the RPM.
  32. */
  33. };
  34. &pcie0 {
  35. compatible = "qcom,pcie-ipq8064-v2";
  36. };
  37. &pcie1 {
  38. compatible = "qcom,pcie-ipq8064-v2";
  39. };
  40. &pcie2 {
  41. compatible = "qcom,pcie-ipq8064-v2";
  42. };
  43. &sata {
  44. ports-implemented = <0x1>;
  45. };
  46. &ss_phy_0 {
  47. qcom,rx-eq = <2>;
  48. qcom,tx-deamp_3_5db = <32>;
  49. qcom,mpll = <5>;
  50. };
  51. &ss_phy_1 {
  52. qcom,rx-eq = <2>;
  53. qcom,tx-deamp_3_5db = <32>;
  54. qcom,mpll = <5>;
  55. };