omap443x.dtsi 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Device Tree Source for OMAP443x SoC
  4. *
  5. * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/
  6. */
  7. #include "omap4.dtsi"
  8. / {
  9. cpus {
  10. cpu0: cpu@0 {
  11. /* OMAP443x variants OPP50-OPPNT */
  12. operating-points = <
  13. /* kHz uV */
  14. 300000 1025000
  15. 600000 1200000
  16. 800000 1313000
  17. 1008000 1375000
  18. >;
  19. clock-latency = <300000>; /* From legacy driver */
  20. /* cooling options */
  21. #cooling-cells = <2>; /* min followed by max */
  22. };
  23. };
  24. thermal-zones {
  25. #include "omap4-cpu-thermal.dtsi"
  26. };
  27. ocp {
  28. /* 4430 has only gpio_86 tshut and no talert interrupt */
  29. bandgap: bandgap@4a002260 {
  30. reg = <0x4a002260 0x4
  31. 0x4a00232C 0x4>;
  32. compatible = "ti,omap4430-bandgap";
  33. gpios = <&gpio3 22 GPIO_ACTIVE_HIGH>;
  34. #thermal-sensor-cells = <0>;
  35. };
  36. };
  37. ocp {
  38. abb_mpu: regulator-abb-mpu {
  39. status = "okay";
  40. reg = <0x4a307bd0 0x8>, <0x4a306014 0x4>;
  41. reg-names = "base-address", "int-address";
  42. ti,abb_info = <
  43. /*uV ABB efuse rbb_m fbb_m vset_m*/
  44. 1025000 0 0 0 0 0
  45. 1200000 0 0 0 0 0
  46. 1313000 0 0 0 0 0
  47. 1375000 1 0 0 0 0
  48. 1389000 1 0 0 0 0
  49. >;
  50. };
  51. /* Default unused, just provide register info for record */
  52. abb_iva: regulator-abb-iva {
  53. reg = <0x4a307bd8 0x8>, <0x4a306010 0x4>;
  54. reg-names = "base-address", "int-address";
  55. };
  56. };
  57. };
  58. &cpu_thermal {
  59. thermal-sensors = <&bandgap>;
  60. coefficients = <0 20000>;
  61. };
  62. /include/ "omap443x-clocks.dtsi"
  63. /*
  64. * Use dpll_per for sgx at 307.2MHz like droid4 stock v3.0.8 Android kernel
  65. */
  66. &sgx_module {
  67. assigned-clocks = <&l3_gfx_clkctrl OMAP4_GPU_CLKCTRL 24>,
  68. <&dpll_per_m7x2_ck>;
  69. assigned-clock-rates = <0>, <307200000>;
  70. assigned-clock-parents = <&dpll_per_m7x2_ck>;
  71. };