omap3-cm-t3x30.dtsi 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Common support for CompuLab CM-T3x30 CoMs
  4. */
  5. #include "omap3-cm-t3x.dtsi"
  6. / {
  7. cpus {
  8. cpu@0 {
  9. cpu0-supply = <&vcc>;
  10. };
  11. };
  12. sound {
  13. compatible = "ti,omap-twl4030";
  14. ti,model = "cm-t35";
  15. ti,mcbsp = <&mcbsp2>;
  16. };
  17. };
  18. &omap3_pmx_core {
  19. smsc1_pins: pinmux_smsc1_pins {
  20. pinctrl-single,pins = <
  21. OMAP3_CORE1_IOPAD(0x20b8, PIN_OUTPUT | MUX_MODE0) /* gpmc_ncs5.gpmc_ncs5 */
  22. OMAP3_CORE1_IOPAD(0x219a, PIN_INPUT_PULLUP | MUX_MODE4) /* uart3_cts_rctx.gpio_163 */
  23. >;
  24. };
  25. hsusb0_pins: pinmux_hsusb0_pins {
  26. pinctrl-single,pins = <
  27. OMAP3_CORE1_IOPAD(0x21a2, PIN_OUTPUT | MUX_MODE0) /* hsusb0_clk.hsusb0_clk */
  28. OMAP3_CORE1_IOPAD(0x21a4, PIN_OUTPUT | MUX_MODE0) /* hsusb0_stp.hsusb0_stp */
  29. OMAP3_CORE1_IOPAD(0x21a6, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_dir.hsusb0_dir */
  30. OMAP3_CORE1_IOPAD(0x21a8, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_nxt.hsusb0_nxt */
  31. OMAP3_CORE1_IOPAD(0x21aa, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_data0.hsusb2_data0 */
  32. OMAP3_CORE1_IOPAD(0x21ac, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_data1.hsusb0_data1 */
  33. OMAP3_CORE1_IOPAD(0x21ae, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_data2.hsusb0_data2 */
  34. OMAP3_CORE1_IOPAD(0x21b0, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_data7.hsusb0_data3 */
  35. OMAP3_CORE1_IOPAD(0x21b2, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_data7.hsusb0_data4 */
  36. OMAP3_CORE1_IOPAD(0x21b4, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_data7.hsusb0_data5 */
  37. OMAP3_CORE1_IOPAD(0x21b6, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_data7.hsusb0_data6 */
  38. OMAP3_CORE1_IOPAD(0x21b8, PIN_INPUT_PULLDOWN | MUX_MODE0) /* hsusb0_data7.hsusb0_data7 */
  39. >;
  40. };
  41. };
  42. #include "omap-gpmc-smsc911x.dtsi"
  43. &gpmc {
  44. ranges = <5 0 0x2c000000 0x01000000>, /* CM-T3x30 SMSC9x Eth */
  45. <0 0 0x00000000 0x01000000>; /* CM-T3x NAND */
  46. smsc1: ethernet@gpmc {
  47. compatible = "smsc,lan9221", "smsc,lan9115";
  48. pinctrl-names = "default";
  49. pinctrl-0 = <&smsc1_pins>;
  50. interrupt-parent = <&gpio6>;
  51. interrupts = <3 IRQ_TYPE_LEVEL_LOW>;
  52. reg = <5 0 0xff>;
  53. };
  54. };
  55. &i2c1 {
  56. twl: twl@48 {
  57. reg = <0x48>;
  58. interrupts = <7>; /* SYS_NIRQ cascaded to intc */
  59. interrupt-parent = <&intc>;
  60. twl_audio: audio {
  61. compatible = "ti,twl4030-audio";
  62. codec {
  63. };
  64. };
  65. };
  66. };
  67. #include "twl4030.dtsi"
  68. #include "twl4030_omap3.dtsi"
  69. #include <dt-bindings/input/input.h>
  70. &venc {
  71. vdda-supply = <&vdac>;
  72. };
  73. &mmc1 {
  74. vmmc-supply = <&vmmc1>;
  75. };
  76. &twl_gpio {
  77. ti,use-leds;
  78. /* pullups: BIT(0) */
  79. ti,pullups = <0x000001>;
  80. };
  81. &twl_keypad {
  82. linux,keymap = <
  83. MATRIX_KEY(0x00, 0x01, KEY_A)
  84. MATRIX_KEY(0x00, 0x02, KEY_B)
  85. MATRIX_KEY(0x00, 0x03, KEY_LEFT)
  86. MATRIX_KEY(0x01, 0x01, KEY_UP)
  87. MATRIX_KEY(0x01, 0x02, KEY_ENTER)
  88. MATRIX_KEY(0x01, 0x03, KEY_DOWN)
  89. MATRIX_KEY(0x02, 0x01, KEY_RIGHT)
  90. MATRIX_KEY(0x02, 0x02, KEY_C)
  91. MATRIX_KEY(0x02, 0x03, KEY_D)
  92. >;
  93. };
  94. &hsusb1_phy {
  95. reset-gpios = <&twl_gpio 6 GPIO_ACTIVE_LOW>;
  96. };
  97. &hsusb2_phy {
  98. reset-gpios = <&twl_gpio 7 GPIO_ACTIVE_LOW>;
  99. };
  100. &usb_otg_hs {
  101. pinctrl-names = "default";
  102. pinctrl-0 = <&hsusb0_pins>;
  103. interface-type = <0>;
  104. usb-phy = <&usb2_phy>;
  105. phys = <&usb2_phy>;
  106. phy-names = "usb2-phy";
  107. mode = <3>;
  108. power = <50>;
  109. };