123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608 |
- // SPDX-License-Identifier: GPL-2.0+ OR MIT
- /*
- * Copyright (C) 2019 Lubomir Rintel <[email protected]>
- */
- #include <dt-bindings/clock/marvell,mmp2.h>
- #include <dt-bindings/power/marvell,mmp2.h>
- #include <dt-bindings/interrupt-controller/arm-gic.h>
- / {
- #address-cells = <1>;
- #size-cells = <1>;
- cpus {
- #address-cells = <1>;
- #size-cells = <0>;
- enable-method = "marvell,mmp3-smp";
- cpu@0 {
- compatible = "marvell,pj4b";
- device_type = "cpu";
- next-level-cache = <&l2>;
- reg = <0>;
- };
- cpu@1 {
- compatible = "marvell,pj4b";
- device_type = "cpu";
- next-level-cache = <&l2>;
- reg = <1>;
- };
- };
- soc {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "simple-bus";
- interrupt-parent = <&gic>;
- ranges;
- axi@d4200000 {
- compatible = "simple-bus";
- #address-cells = <1>;
- #size-cells = <1>;
- reg = <0xd4200000 0x00200000>;
- ranges;
- interrupt-controller@d4282000 {
- compatible = "marvell,mmp3-intc";
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0xd4282000 0x1000>,
- <0xd4284000 0x100>;
- mrvl,intc-nr-irqs = <64>;
- };
- pmic_mux: interrupt-controller@d4282150 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x150 0x4>, <0x168 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <4>;
- };
- rtc_mux: interrupt-controller@d4282154 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x154 0x4>, <0x16c 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <2>;
- };
- hsi3_mux: interrupt-controller@d42821bc {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x1bc 0x4>, <0x1a4 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <3>;
- };
- gpu_mux: interrupt-controller@d42821c0 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x1c0 0x4>, <0x1a8 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <3>;
- };
- twsi_mux: interrupt-controller@d4282158 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x158 0x4>, <0x170 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <5>;
- };
- hsi2_mux: interrupt-controller@d42821c4 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x1c4 0x4>, <0x1ac 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <2>;
- };
- dxo_mux: interrupt-controller@d42821c8 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x1c8 0x4>, <0x1b0 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <2>;
- };
- misc1_mux: interrupt-controller@d428215c {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x15c 0x4>, <0x174 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <31>;
- };
- ci_mux: interrupt-controller@d42821cc {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x1cc 0x4>, <0x1b4 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <2>;
- };
- ssp_mux: interrupt-controller@d4282160 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x160 0x4>, <0x178 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <2>;
- };
- hsi1_mux: interrupt-controller@d4282184 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x184 0x4>, <0x17c 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <4>;
- };
- misc2_mux: interrupt-controller@d4282188 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x188 0x4>, <0x180 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <20>;
- };
- hsi0_mux: interrupt-controller@d42821d0 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x1d0 0x4>, <0x1b8 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <5>;
- };
- usb_otg_phy0: usb-phy@d4207000 {
- compatible = "marvell,mmp3-usb-phy";
- reg = <0xd4207000 0x40>;
- #phy-cells = <0>;
- status = "disabled";
- };
- usb_otg0: usb@d4208000 {
- compatible = "marvell,pxau2o-ehci";
- reg = <0xd4208000 0x200>;
- interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&soc_clocks MMP2_CLK_USB>;
- clock-names = "USBCLK";
- phys = <&usb_otg_phy0>;
- phy-names = "usb";
- status = "disabled";
- };
- hsic_phy0: usb-phy@f0001800 {
- compatible = "marvell,mmp3-hsic-phy";
- reg = <0xf0001800 0x40>;
- #phy-cells = <0>;
- status = "disabled";
- };
- hsic0: usb@f0001000 {
- compatible = "marvell,pxau2o-ehci";
- reg = <0xf0001000 0x200>;
- interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&soc_clocks MMP2_CLK_USBHSIC0>;
- clock-names = "USBCLK";
- phys = <&hsic_phy0>;
- phy-names = "usb";
- phy_type = "hsic";
- #address-cells = <0x01>;
- #size-cells = <0x00>;
- status = "disabled";
- };
- hsic_phy1: usb-phy@f0002800 {
- compatible = "marvell,mmp3-hsic-phy";
- reg = <0xf0002800 0x40>;
- #phy-cells = <0>;
- status = "disabled";
- };
- hsic1: usb@f0002000 {
- compatible = "marvell,pxau2o-ehci";
- reg = <0xf0002000 0x200>;
- interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&soc_clocks MMP2_CLK_USBHSIC1>;
- clock-names = "USBCLK";
- phys = <&hsic_phy1>;
- phy-names = "usb";
- phy_type = "hsic";
- #address-cells = <0x01>;
- #size-cells = <0x00>;
- status = "disabled";
- };
- mmc1: mmc@d4280000 {
- compatible = "mrvl,pxav3-mmc";
- reg = <0xd4280000 0x120>;
- clocks = <&soc_clocks MMP2_CLK_SDH0>;
- clock-names = "io";
- interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- mmc2: mmc@d4280800 {
- compatible = "mrvl,pxav3-mmc";
- reg = <0xd4280800 0x120>;
- clocks = <&soc_clocks MMP2_CLK_SDH1>;
- clock-names = "io";
- interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- mmc3: mmc@d4281000 {
- compatible = "mrvl,pxav3-mmc";
- reg = <0xd4281000 0x120>;
- clocks = <&soc_clocks MMP2_CLK_SDH2>;
- clock-names = "io";
- interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- mmc4: mmc@d4281800 {
- compatible = "mrvl,pxav3-mmc";
- reg = <0xd4281800 0x120>;
- clocks = <&soc_clocks MMP2_CLK_SDH3>;
- clock-names = "io";
- interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- mmc5: mmc@d4217000 {
- compatible = "mrvl,pxav3-mmc";
- reg = <0xd4217000 0x120>;
- clocks = <&soc_clocks MMP3_CLK_SDH4>;
- clock-names = "io";
- interrupt-parent = <&hsi1_mux>;
- interrupts = <0>;
- status = "disabled";
- };
- camera0: camera@d420a000 {
- compatible = "marvell,mmp2-ccic";
- reg = <0xd420a000 0x800>;
- interrupts = <1>;
- interrupt-parent = <&ci_mux>;
- clocks = <&soc_clocks MMP2_CLK_CCIC0>;
- clock-names = "axi";
- power-domains = <&soc_clocks MMP3_POWER_DOMAIN_CAMERA>;
- #clock-cells = <0>;
- clock-output-names = "mclk";
- status = "disabled";
- };
- camera1: camera@d420a800 {
- compatible = "marvell,mmp2-ccic";
- reg = <0xd420a800 0x800>;
- interrupts = <2>;
- interrupt-parent = <&ci_mux>;
- clocks = <&soc_clocks MMP2_CLK_CCIC1>;
- clock-names = "axi";
- power-domains = <&soc_clocks MMP3_POWER_DOMAIN_CAMERA>;
- #clock-cells = <0>;
- clock-output-names = "mclk";
- status = "disabled";
- };
- gpu_3d: gpu@d420d000 {
- compatible = "vivante,gc";
- reg = <0xd420d000 0x2000>;
- interrupt-parent = <&gpu_mux>;
- interrupts = <0>;
- status = "disabled";
- clocks = <&soc_clocks MMP3_CLK_GPU_3D>,
- <&soc_clocks MMP3_CLK_GPU_BUS>;
- clock-names = "core", "bus";
- power-domains = <&soc_clocks MMP2_POWER_DOMAIN_GPU>;
- };
- gpu_2d: gpu@d420f000 {
- compatible = "vivante,gc";
- reg = <0xd420f000 0x2000>;
- interrupt-parent = <&gpu_mux>;
- interrupts = <2>;
- status = "disabled";
- clocks = <&soc_clocks MMP3_CLK_GPU_2D>,
- <&soc_clocks MMP3_CLK_GPU_BUS>;
- clock-names = "core", "bus";
- power-domains = <&soc_clocks MMP2_POWER_DOMAIN_GPU>;
- };
- };
- apb@d4000000 {
- compatible = "simple-bus";
- #address-cells = <1>;
- #size-cells = <1>;
- reg = <0xd4000000 0x00200000>;
- ranges;
- timer: timer@d4014000 {
- compatible = "mrvl,mmp-timer";
- reg = <0xd4014000 0x100>;
- interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&soc_clocks MMP2_CLK_TIMER>;
- };
- uart1: serial@d4030000 {
- compatible = "mrvl,mmp-uart", "intel,xscale-uart";
- reg = <0xd4030000 0x1000>;
- interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&soc_clocks MMP2_CLK_UART0>;
- resets = <&soc_clocks MMP2_CLK_UART0>;
- reg-shift = <2>;
- status = "disabled";
- };
- uart2: serial@d4017000 {
- compatible = "mrvl,mmp-uart", "intel,xscale-uart";
- reg = <0xd4017000 0x1000>;
- interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&soc_clocks MMP2_CLK_UART1>;
- resets = <&soc_clocks MMP2_CLK_UART1>;
- reg-shift = <2>;
- status = "disabled";
- };
- uart3: serial@d4018000 {
- compatible = "mrvl,mmp-uart", "intel,xscale-uart";
- reg = <0xd4018000 0x1000>;
- interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&soc_clocks MMP2_CLK_UART2>;
- resets = <&soc_clocks MMP2_CLK_UART2>;
- reg-shift = <2>;
- status = "disabled";
- };
- uart4: serial@d4016000 {
- compatible = "mrvl,mmp-uart", "intel,xscale-uart";
- reg = <0xd4016000 0x1000>;
- interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&soc_clocks MMP2_CLK_UART3>;
- resets = <&soc_clocks MMP2_CLK_UART3>;
- reg-shift = <2>;
- status = "disabled";
- };
- gpio: gpio@d4019000 {
- compatible = "marvell,mmp2-gpio";
- #address-cells = <1>;
- #size-cells = <1>;
- reg = <0xd4019000 0x1000>;
- gpio-controller;
- #gpio-cells = <2>;
- interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-names = "gpio_mux";
- clocks = <&soc_clocks MMP2_CLK_GPIO>;
- resets = <&soc_clocks MMP2_CLK_GPIO>;
- interrupt-controller;
- #interrupt-cells = <2>;
- ranges;
- gcb0: gpio@d4019000 {
- reg = <0xd4019000 0x4>;
- };
- gcb1: gpio@d4019004 {
- reg = <0xd4019004 0x4>;
- };
- gcb2: gpio@d4019008 {
- reg = <0xd4019008 0x4>;
- };
- gcb3: gpio@d4019100 {
- reg = <0xd4019100 0x4>;
- };
- gcb4: gpio@d4019104 {
- reg = <0xd4019104 0x4>;
- };
- gcb5: gpio@d4019108 {
- reg = <0xd4019108 0x4>;
- };
- };
- twsi1: i2c@d4011000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4011000 0x70>;
- interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&soc_clocks MMP2_CLK_TWSI0>;
- resets = <&soc_clocks MMP2_CLK_TWSI0>;
- #address-cells = <1>;
- #size-cells = <0>;
- mrvl,i2c-fast-mode;
- status = "disabled";
- };
- twsi2: i2c@d4031000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4031000 0x70>;
- interrupt-parent = <&twsi_mux>;
- interrupts = <0>;
- clocks = <&soc_clocks MMP2_CLK_TWSI1>;
- resets = <&soc_clocks MMP2_CLK_TWSI1>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- twsi3: i2c@d4032000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4032000 0x70>;
- interrupt-parent = <&twsi_mux>;
- interrupts = <1>;
- clocks = <&soc_clocks MMP2_CLK_TWSI2>;
- resets = <&soc_clocks MMP2_CLK_TWSI2>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- twsi4: i2c@d4033000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4033000 0x70>;
- interrupt-parent = <&twsi_mux>;
- interrupts = <2>;
- clocks = <&soc_clocks MMP2_CLK_TWSI3>;
- resets = <&soc_clocks MMP2_CLK_TWSI3>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- twsi5: i2c@d4033800 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4033800 0x70>;
- interrupt-parent = <&twsi_mux>;
- interrupts = <3>;
- clocks = <&soc_clocks MMP2_CLK_TWSI4>;
- resets = <&soc_clocks MMP2_CLK_TWSI4>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- twsi6: i2c@d4034000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4034000 0x70>;
- interrupt-parent = <&twsi_mux>;
- interrupts = <4>;
- clocks = <&soc_clocks MMP2_CLK_TWSI5>;
- resets = <&soc_clocks MMP2_CLK_TWSI5>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- rtc: rtc@d4010000 {
- compatible = "mrvl,mmp-rtc";
- reg = <0xd4010000 0x1000>;
- interrupts = <1>, <0>;
- interrupt-names = "rtc 1Hz", "rtc alarm";
- interrupt-parent = <&rtc_mux>;
- clocks = <&soc_clocks MMP2_CLK_RTC>;
- resets = <&soc_clocks MMP2_CLK_RTC>;
- status = "disabled";
- };
- ssp1: spi@d4035000 {
- compatible = "marvell,mmp2-ssp";
- reg = <0xd4035000 0x1000>;
- clocks = <&soc_clocks MMP2_CLK_SSP0>;
- interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- ssp2: spi@d4036000 {
- compatible = "marvell,mmp2-ssp";
- reg = <0xd4036000 0x1000>;
- clocks = <&soc_clocks MMP2_CLK_SSP1>;
- interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- ssp3: spi@d4037000 {
- compatible = "marvell,mmp2-ssp";
- reg = <0xd4037000 0x1000>;
- clocks = <&soc_clocks MMP2_CLK_SSP2>;
- interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- ssp4: spi@d4039000 {
- compatible = "marvell,mmp2-ssp";
- reg = <0xd4039000 0x1000>;
- clocks = <&soc_clocks MMP2_CLK_SSP3>;
- interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- };
- l2: cache-controller@d0020000 {
- compatible = "marvell,tauros3-cache", "arm,pl310-cache";
- reg = <0xd0020000 0x1000>;
- cache-unified;
- cache-level = <2>;
- };
- soc_clocks: clocks@d4050000 {
- compatible = "marvell,mmp3-clock";
- reg = <0xd4050000 0x2000>,
- <0xd4282800 0x400>,
- <0xd4015000 0x1000>;
- reg-names = "mpmu", "apmu", "apbc";
- #clock-cells = <1>;
- #reset-cells = <1>;
- #power-domain-cells = <1>;
- };
- snoop-control-unit@e0000000 {
- compatible = "arm,arm11mp-scu";
- reg = <0xe0000000 0x100>;
- };
- gic: interrupt-controller@e0001000 {
- compatible = "arm,arm11mp-gic";
- interrupt-controller;
- #interrupt-cells = <3>;
- reg = <0xe0001000 0x1000>,
- <0xe0000100 0x100>;
- };
- local-timer@e0000600 {
- compatible = "arm,arm11mp-twd-timer";
- interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) |
- IRQ_TYPE_EDGE_RISING)>;
- reg = <0xe0000600 0x20>;
- };
- watchdog@e0000620 {
- compatible = "arm,arm11mp-twd-wdt";
- reg = <0xe0000620 0x20>;
- interrupts = <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) |
- IRQ_TYPE_EDGE_RISING)>;
- };
- };
- };
|