123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516 |
- // SPDX-License-Identifier: GPL-2.0-only
- /*
- * Copyright (C) 2012 Marvell Technology Group Ltd.
- * Author: Haojian Zhuang <[email protected]>
- */
- #include <dt-bindings/clock/marvell,mmp2.h>
- #include <dt-bindings/power/marvell,mmp2.h>
- #include <dt-bindings/clock/marvell,mmp2-audio.h>
- / {
- #address-cells = <1>;
- #size-cells = <1>;
- aliases {
- serial0 = &uart1;
- serial1 = &uart2;
- serial2 = &uart3;
- serial3 = &uart4;
- i2c0 = &twsi1;
- i2c1 = &twsi2;
- };
- soc {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "simple-bus";
- interrupt-parent = <&intc>;
- ranges;
- L2: l2-cache {
- compatible = "marvell,tauros2-cache";
- marvell,tauros2-cache-features = <0x3>;
- };
- axi@d4200000 { /* AXI */
- compatible = "mrvl,axi-bus", "simple-bus";
- #address-cells = <1>;
- #size-cells = <1>;
- reg = <0xd4200000 0x00200000>;
- ranges;
- gpu: gpu@d420d000 {
- compatible = "vivante,gc";
- reg = <0xd420d000 0x4000>;
- interrupts = <8>;
- status = "disabled";
- clocks = <&soc_clocks MMP2_CLK_GPU_3D>,
- <&soc_clocks MMP2_CLK_GPU_BUS>;
- clock-names = "core", "bus";
- power-domains = <&soc_clocks MMP2_POWER_DOMAIN_GPU>;
- };
- intc: interrupt-controller@d4282000 {
- compatible = "mrvl,mmp2-intc";
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0xd4282000 0x1000>;
- mrvl,intc-nr-irqs = <64>;
- };
- intcmux4: interrupt-controller@d4282150 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <4>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x150 0x4>, <0x168 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <2>;
- };
- intcmux5: interrupt-controller@d4282154 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <5>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x154 0x4>, <0x16c 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <2>;
- mrvl,clr-mfp-irq = <1>;
- };
- intcmux9: interrupt-controller@d4282180 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <9>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x180 0x4>, <0x17c 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <3>;
- };
- intcmux17: interrupt-controller@d4282158 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <17>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x158 0x4>, <0x170 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <5>;
- };
- intcmux35: interrupt-controller@d428215c {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <35>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x15c 0x4>, <0x174 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <15>;
- };
- intcmux51: interrupt-controller@d4282160 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <51>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x160 0x4>, <0x178 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <2>;
- };
- intcmux55: interrupt-controller@d4282188 {
- compatible = "mrvl,mmp2-mux-intc";
- interrupts = <55>;
- interrupt-controller;
- #interrupt-cells = <1>;
- reg = <0x188 0x4>, <0x184 0x4>;
- reg-names = "mux status", "mux mask";
- mrvl,intc-nr-irqs = <2>;
- };
- usb_phy0: usb-phy@d4207000 {
- compatible = "marvell,mmp2-usb-phy";
- reg = <0xd4207000 0x40>;
- #phy-cells = <0>;
- status = "disabled";
- };
- usb_otg0: usb-otg@d4208000 {
- compatible = "marvell,pxau2o-ehci";
- reg = <0xd4208000 0x200>;
- interrupts = <44>;
- clocks = <&soc_clocks MMP2_CLK_USB>;
- clock-names = "USBCLK";
- phys = <&usb_phy0>;
- phy-names = "usb";
- status = "disabled";
- };
- mmc1: mmc@d4280000 {
- compatible = "mrvl,pxav3-mmc";
- reg = <0xd4280000 0x120>;
- clocks = <&soc_clocks MMP2_CLK_SDH0>;
- clock-names = "io";
- interrupts = <39>;
- status = "disabled";
- };
- mmc2: mmc@d4280800 {
- compatible = "mrvl,pxav3-mmc";
- reg = <0xd4280800 0x120>;
- clocks = <&soc_clocks MMP2_CLK_SDH1>;
- clock-names = "io";
- interrupts = <52>;
- status = "disabled";
- };
- mmc3: mmc@d4281000 {
- compatible = "mrvl,pxav3-mmc";
- reg = <0xd4281000 0x120>;
- clocks = <&soc_clocks MMP2_CLK_SDH2>;
- clock-names = "io";
- interrupts = <53>;
- status = "disabled";
- };
- mmc4: mmc@d4281800 {
- compatible = "mrvl,pxav3-mmc";
- reg = <0xd4281800 0x120>;
- clocks = <&soc_clocks MMP2_CLK_SDH3>;
- clock-names = "io";
- interrupts = <54>;
- status = "disabled";
- };
- camera0: camera@d420a000 {
- compatible = "marvell,mmp2-ccic";
- reg = <0xd420a000 0x800>;
- interrupts = <42>;
- clocks = <&soc_clocks MMP2_CLK_CCIC0>;
- clock-names = "axi";
- #clock-cells = <0>;
- clock-output-names = "mclk";
- status = "disabled";
- };
- camera1: camera@d420a800 {
- compatible = "marvell,mmp2-ccic";
- reg = <0xd420a800 0x800>;
- interrupts = <30>;
- clocks = <&soc_clocks MMP2_CLK_CCIC1>;
- clock-names = "axi";
- #clock-cells = <0>;
- clock-output-names = "mclk";
- status = "disabled";
- };
- adma0: dma-controller@d42a0800 {
- compatible = "marvell,adma-1.0";
- reg = <0xd42a0800 0x100>;
- interrupts = <48>;
- #dma-cells = <1>;
- asram = <&asram>;
- iram = <&asram>;
- status = "disabled";
- };
- adma1: dma-controller@d42a0900 {
- compatible = "marvell,adma-1.0";
- reg = <0xd42a0900 0x100>;
- interrupts = <48>;
- #dma-cells = <1>;
- status = "disabled";
- };
- audio_clk: clocks@d42a0c30 {
- compatible = "marvell,mmp2-audio-clock";
- reg = <0xd42a0c30 0x10>;
- clock-names = "audio", "vctcxo", "i2s0", "i2s1";
- clocks = <&soc_clocks MMP2_CLK_AUDIO>,
- <&soc_clocks MMP2_CLK_VCTCXO>,
- <&soc_clocks MMP2_CLK_I2S0>,
- <&soc_clocks MMP2_CLK_I2S1>;
- power-domains = <&soc_clocks MMP2_POWER_DOMAIN_AUDIO>;
- #clock-cells = <1>;
- status = "disabled";
- };
- sspa0: audio-controller@d42a0c00 {
- compatible = "marvell,mmp-sspa";
- reg = <0xd42a0c00 0x30>,
- <0xd42a0c80 0x30>;
- interrupts = <2>;
- clock-names = "audio", "bitclk";
- clocks = <&soc_clocks MMP2_CLK_AUDIO>,
- <&audio_clk MMP2_CLK_AUDIO_SSPA0>;
- power-domains = <&soc_clocks MMP2_POWER_DOMAIN_AUDIO>;
- #sound-dai-cells = <0>;
- status = "disabled";
- };
- sspa1: audio-controller@d42a0d00 {
- compatible = "marvell,mmp-sspa";
- reg = <0xd42a0d00 0x30>,
- <0xd42a0d80 0x30>;
- interrupts = <3>;
- clock-names = "audio", "bitclk";
- clocks = <&soc_clocks MMP2_CLK_AUDIO>,
- <&audio_clk MMP2_CLK_AUDIO_SSPA1>;
- power-domains = <&soc_clocks MMP2_POWER_DOMAIN_AUDIO>;
- #sound-dai-cells = <0>;
- status = "disabled";
- };
- };
- apb@d4000000 { /* APB */
- compatible = "mrvl,apb-bus", "simple-bus";
- #address-cells = <1>;
- #size-cells = <1>;
- reg = <0xd4000000 0x00200000>;
- ranges;
- dma-controller@d4000000 {
- compatible = "marvell,pdma-1.0";
- reg = <0xd4000000 0x10000>;
- interrupts = <48>;
- /* For backwards compatibility: */
- #dma-channels = <16>;
- dma-channels = <16>;
- status = "disabled";
- };
- timer0: timer@d4014000 {
- compatible = "mrvl,mmp-timer";
- reg = <0xd4014000 0x100>;
- interrupts = <13>;
- clocks = <&soc_clocks MMP2_CLK_TIMER>;
- };
- uart1: serial@d4030000 {
- compatible = "mrvl,mmp-uart", "intel,xscale-uart";
- reg = <0xd4030000 0x1000>;
- interrupts = <27>;
- clocks = <&soc_clocks MMP2_CLK_UART0>;
- resets = <&soc_clocks MMP2_CLK_UART0>;
- reg-shift = <2>;
- status = "disabled";
- };
- uart2: serial@d4017000 {
- compatible = "mrvl,mmp-uart", "intel,xscale-uart";
- reg = <0xd4017000 0x1000>;
- interrupts = <28>;
- clocks = <&soc_clocks MMP2_CLK_UART1>;
- resets = <&soc_clocks MMP2_CLK_UART1>;
- reg-shift = <2>;
- status = "disabled";
- };
- uart3: serial@d4018000 {
- compatible = "mrvl,mmp-uart", "intel,xscale-uart";
- reg = <0xd4018000 0x1000>;
- interrupts = <24>;
- clocks = <&soc_clocks MMP2_CLK_UART2>;
- resets = <&soc_clocks MMP2_CLK_UART2>;
- reg-shift = <2>;
- status = "disabled";
- };
- uart4: serial@d4016000 {
- compatible = "mrvl,mmp-uart", "intel,xscale-uart";
- reg = <0xd4016000 0x1000>;
- interrupts = <46>;
- clocks = <&soc_clocks MMP2_CLK_UART3>;
- resets = <&soc_clocks MMP2_CLK_UART3>;
- reg-shift = <2>;
- status = "disabled";
- };
- gpio: gpio@d4019000 {
- compatible = "marvell,mmp2-gpio";
- #address-cells = <1>;
- #size-cells = <1>;
- reg = <0xd4019000 0x1000>;
- gpio-controller;
- #gpio-cells = <2>;
- interrupts = <49>;
- interrupt-names = "gpio_mux";
- clocks = <&soc_clocks MMP2_CLK_GPIO>;
- resets = <&soc_clocks MMP2_CLK_GPIO>;
- interrupt-controller;
- #interrupt-cells = <2>;
- ranges;
- gcb0: gpio@d4019000 {
- reg = <0xd4019000 0x4>;
- };
- gcb1: gpio@d4019004 {
- reg = <0xd4019004 0x4>;
- };
- gcb2: gpio@d4019008 {
- reg = <0xd4019008 0x4>;
- };
- gcb3: gpio@d4019100 {
- reg = <0xd4019100 0x4>;
- };
- gcb4: gpio@d4019104 {
- reg = <0xd4019104 0x4>;
- };
- gcb5: gpio@d4019108 {
- reg = <0xd4019108 0x4>;
- };
- };
- twsi1: i2c@d4011000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4011000 0x1000>;
- interrupts = <7>;
- clocks = <&soc_clocks MMP2_CLK_TWSI0>;
- resets = <&soc_clocks MMP2_CLK_TWSI0>;
- #address-cells = <1>;
- #size-cells = <0>;
- mrvl,i2c-fast-mode;
- status = "disabled";
- };
- twsi2: i2c@d4031000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4031000 0x1000>;
- interrupt-parent = <&intcmux17>;
- interrupts = <0>;
- clocks = <&soc_clocks MMP2_CLK_TWSI1>;
- resets = <&soc_clocks MMP2_CLK_TWSI1>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- twsi3: i2c@d4032000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4032000 0x1000>;
- interrupt-parent = <&intcmux17>;
- interrupts = <1>;
- clocks = <&soc_clocks MMP2_CLK_TWSI2>;
- resets = <&soc_clocks MMP2_CLK_TWSI2>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- twsi4: i2c@d4033000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4033000 0x1000>;
- interrupt-parent = <&intcmux17>;
- interrupts = <2>;
- clocks = <&soc_clocks MMP2_CLK_TWSI3>;
- resets = <&soc_clocks MMP2_CLK_TWSI3>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- twsi5: i2c@d4033800 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4033800 0x1000>;
- interrupt-parent = <&intcmux17>;
- interrupts = <3>;
- clocks = <&soc_clocks MMP2_CLK_TWSI4>;
- resets = <&soc_clocks MMP2_CLK_TWSI4>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- twsi6: i2c@d4034000 {
- compatible = "mrvl,mmp-twsi";
- reg = <0xd4034000 0x1000>;
- interrupt-parent = <&intcmux17>;
- interrupts = <4>;
- clocks = <&soc_clocks MMP2_CLK_TWSI5>;
- resets = <&soc_clocks MMP2_CLK_TWSI5>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- rtc: rtc@d4010000 {
- compatible = "mrvl,mmp-rtc";
- reg = <0xd4010000 0x1000>;
- interrupts = <1>, <0>;
- interrupt-names = "rtc 1Hz", "rtc alarm";
- interrupt-parent = <&intcmux5>;
- clocks = <&soc_clocks MMP2_CLK_RTC>;
- resets = <&soc_clocks MMP2_CLK_RTC>;
- status = "disabled";
- };
- ssp1: spi@d4035000 {
- compatible = "marvell,mmp2-ssp";
- reg = <0xd4035000 0x1000>;
- clocks = <&soc_clocks MMP2_CLK_SSP0>;
- interrupts = <0>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- ssp2: spi@d4036000 {
- compatible = "marvell,mmp2-ssp";
- reg = <0xd4036000 0x1000>;
- clocks = <&soc_clocks MMP2_CLK_SSP1>;
- interrupts = <1>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- ssp3: spi@d4037000 {
- compatible = "marvell,mmp2-ssp";
- reg = <0xd4037000 0x1000>;
- clocks = <&soc_clocks MMP2_CLK_SSP2>;
- interrupts = <20>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- ssp4: spi@d4039000 {
- compatible = "marvell,mmp2-ssp";
- reg = <0xd4039000 0x1000>;
- clocks = <&soc_clocks MMP2_CLK_SSP3>;
- interrupts = <21>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- };
- asram: sram@e0000000 {
- compatible = "mmio-sram";
- reg = <0xe0000000 0x10000>;
- ranges = <0 0xe0000000 0x10000>;
- #address-cells = <1>;
- #size-cells = <1>;
- status = "disabled";
- };
- soc_clocks: clocks {
- compatible = "marvell,mmp2-clock";
- reg = <0xd4050000 0x2000>,
- <0xd4282800 0x400>,
- <0xd4015000 0x1000>;
- reg-names = "mpmu", "apmu", "apbc";
- #clock-cells = <1>;
- #reset-cells = <1>;
- #power-domain-cells = <1>;
- };
- };
- };
|