logicpd-torpedo-som.dtsi 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. #include <dt-bindings/input/input.h>
  3. / {
  4. chosen {
  5. stdout-path = &uart1;
  6. };
  7. cpus {
  8. cpu@0 {
  9. cpu0-supply = <&vcc>;
  10. };
  11. };
  12. memory@80000000 {
  13. device_type = "memory";
  14. reg = <0x80000000 0>;
  15. };
  16. leds {
  17. compatible = "gpio-leds";
  18. user0 {
  19. label = "user0";
  20. gpios = <&twl_gpio 18 GPIO_ACTIVE_LOW>; /* LEDA */
  21. linux,default-trigger = "none";
  22. };
  23. };
  24. /* fixed 26MHz oscillator */
  25. hfclk_26m: oscillator {
  26. #clock-cells = <0>;
  27. compatible = "fixed-clock";
  28. clock-frequency = <26000000>;
  29. };
  30. };
  31. /* The Torpedo doesn't route the USB host pins */
  32. &usbhshost {
  33. status = "disabled";
  34. };
  35. &gpmc {
  36. ranges = <0 0 0x30000000 0x1000000>; /* CS0: 16MB for NAND */
  37. nand@0,0 {
  38. compatible = "ti,omap2-nand";
  39. reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
  40. interrupt-parent = <&gpmc>;
  41. interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
  42. <1 IRQ_TYPE_NONE>; /* termcount */
  43. linux,mtd-name = "micron,mt29f4g16abbda3w";
  44. nand-bus-width = <16>;
  45. ti,nand-ecc-opt = "bch8";
  46. rb-gpios = <&gpmc 0 GPIO_ACTIVE_HIGH>; /* gpmc_wait0 */
  47. gpmc,sync-clk-ps = <0>;
  48. gpmc,cs-on-ns = <0>;
  49. gpmc,cs-rd-off-ns = <44>;
  50. gpmc,cs-wr-off-ns = <44>;
  51. gpmc,adv-on-ns = <6>;
  52. gpmc,adv-rd-off-ns = <34>;
  53. gpmc,adv-wr-off-ns = <44>;
  54. gpmc,we-off-ns = <40>;
  55. gpmc,oe-off-ns = <54>;
  56. gpmc,access-ns = <64>;
  57. gpmc,rd-cycle-ns = <82>;
  58. gpmc,wr-cycle-ns = <82>;
  59. gpmc,wr-access-ns = <40>;
  60. gpmc,wr-data-mux-bus-ns = <0>;
  61. gpmc,device-width = <2>;
  62. #address-cells = <1>;
  63. #size-cells = <1>;
  64. };
  65. };
  66. &i2c1 {
  67. pinctrl-names = "default";
  68. pinctrl-0 = <&i2c1_pins>;
  69. clock-frequency = <2600000>;
  70. twl: twl@48 {
  71. reg = <0x48>;
  72. interrupts = <7>; /* SYS_NIRQ cascaded to intc */
  73. interrupt-parent = <&intc>;
  74. clocks = <&hfclk_26m>;
  75. clock-names = "fck";
  76. twl_audio: audio {
  77. compatible = "ti,twl4030-audio";
  78. codec {
  79. };
  80. };
  81. };
  82. };
  83. &i2c2 {
  84. pinctrl-names = "default";
  85. pinctrl-0 = <&i2c2_pins>;
  86. clock-frequency = <400000>;
  87. };
  88. &i2c3 {
  89. pinctrl-names = "default";
  90. pinctrl-0 = <&i2c3_pins>;
  91. clock-frequency = <400000>;
  92. at24@50 {
  93. compatible = "atmel,24c64";
  94. readonly;
  95. reg = <0x50>;
  96. };
  97. };
  98. &omap3_pmx_core {
  99. mcbsp2_pins: pinmux_mcbsp2_pins {
  100. pinctrl-single,pins = <
  101. OMAP3_CORE1_IOPAD(0x213c, PIN_INPUT | MUX_MODE0) /* mcbsp2_fsx */
  102. OMAP3_CORE1_IOPAD(0x213e, PIN_INPUT | MUX_MODE0) /* mcbsp2_clkx */
  103. OMAP3_CORE1_IOPAD(0x2140, PIN_INPUT | MUX_MODE0) /* mcbsp2_dr */
  104. OMAP3_CORE1_IOPAD(0x2142, PIN_OUTPUT | MUX_MODE0) /* mcbsp2_dx */
  105. >;
  106. };
  107. uart2_pins: pinmux_uart2_pins {
  108. pinctrl-single,pins = <
  109. OMAP3_CORE1_IOPAD(0x2174, PIN_INPUT | MUX_MODE0) /* uart2_cts.uart2_cts */
  110. OMAP3_CORE1_IOPAD(0x2176, PIN_OUTPUT | MUX_MODE0) /* uart2_rts .uart2_rts*/
  111. OMAP3_CORE1_IOPAD(0x2178, PIN_OUTPUT | MUX_MODE0) /* uart2_tx.uart2_tx */
  112. OMAP3_CORE1_IOPAD(0x217a, PIN_INPUT | MUX_MODE0) /* uart2_rx.uart2_rx */
  113. OMAP3_CORE1_IOPAD(0x2198, PIN_OUTPUT | MUX_MODE4) /* GPIO_162,BT_EN */
  114. >;
  115. };
  116. mcspi1_pins: pinmux_mcspi1_pins {
  117. pinctrl-single,pins = <
  118. OMAP3_CORE1_IOPAD(0x21c8, PIN_INPUT | MUX_MODE0) /* mcspi1_clk.mcspi1_clk */
  119. OMAP3_CORE1_IOPAD(0x21ca, PIN_OUTPUT | MUX_MODE0) /* mcspi1_simo.mcspi1_simo */
  120. OMAP3_CORE1_IOPAD(0x21cc, PIN_INPUT_PULLUP | MUX_MODE0) /* mcspi1_somi.mcspi1_somi */
  121. OMAP3_CORE1_IOPAD(0x21ce, PIN_OUTPUT | MUX_MODE0) /* mcspi1_cs0.mcspi1_cs0 */
  122. >;
  123. };
  124. hsusb_otg_pins: pinmux_hsusb_otg_pins {
  125. pinctrl-single,pins = <
  126. OMAP3_CORE1_IOPAD(0x21a2, PIN_INPUT | MUX_MODE0) /* hsusb0_clk.hsusb0_clk */
  127. OMAP3_CORE1_IOPAD(0x21a4, PIN_OUTPUT | MUX_MODE0) /* hsusb0_stp.hsusb0_stp */
  128. OMAP3_CORE1_IOPAD(0x21a6, PIN_INPUT | MUX_MODE0) /* hsusb0_dir.hsusb0_dir */
  129. OMAP3_CORE1_IOPAD(0x21a8, PIN_INPUT | MUX_MODE0) /* hsusb0_nxt.hsusb0_nxt */
  130. OMAP3_CORE1_IOPAD(0x21aa, PIN_INPUT | MUX_MODE0) /* hsusb0_data0.hsusb0_data0 */
  131. OMAP3_CORE1_IOPAD(0x21ac, PIN_INPUT | MUX_MODE0) /* hsusb0_data1.hsusb0_data1 */
  132. OMAP3_CORE1_IOPAD(0x21ae, PIN_INPUT | MUX_MODE0) /* hsusb0_data2.hsusb0_data2 */
  133. OMAP3_CORE1_IOPAD(0x21b0, PIN_INPUT | MUX_MODE0) /* hsusb0_data3.hsusb0_data3 */
  134. OMAP3_CORE1_IOPAD(0x21b2, PIN_INPUT | MUX_MODE0) /* hsusb0_data4.hsusb0_data4 */
  135. OMAP3_CORE1_IOPAD(0x21b4, PIN_INPUT | MUX_MODE0) /* hsusb0_data5.hsusb0_data5 */
  136. OMAP3_CORE1_IOPAD(0x21b6, PIN_INPUT | MUX_MODE0) /* hsusb0_data6.hsusb0_data6 */
  137. OMAP3_CORE1_IOPAD(0x21b8, PIN_INPUT | MUX_MODE0) /* hsusb0_data7.hsusb0_data7 */
  138. >;
  139. };
  140. i2c1_pins: pinmux_i2c1_pins {
  141. pinctrl-single,pins = <
  142. OMAP3_CORE1_IOPAD(0x21ba, PIN_INPUT | MUX_MODE0) /* i2c1_scl.i2c1_scl */
  143. OMAP3_CORE1_IOPAD(0x21bc, PIN_INPUT | MUX_MODE0) /* i2c1_sda.i2c1_sda */
  144. >;
  145. };
  146. i2c2_pins: pinmux_i2c2_pins {
  147. pinctrl-single,pins = <
  148. OMAP3_CORE1_IOPAD(0x21be, PIN_INPUT | MUX_MODE0) /* i2c2_scl */
  149. OMAP3_CORE1_IOPAD(0x21c0, PIN_INPUT | MUX_MODE0) /* i2c2_sda */
  150. >;
  151. };
  152. i2c3_pins: pinmux_i2c3_pins {
  153. pinctrl-single,pins = <
  154. OMAP3_CORE1_IOPAD(0x21c2, PIN_INPUT | MUX_MODE0) /* i2c3_scl */
  155. OMAP3_CORE1_IOPAD(0x21c4, PIN_INPUT | MUX_MODE0) /* i2c3_sda */
  156. >;
  157. };
  158. };
  159. &uart2 {
  160. interrupts-extended = <&intc 73 &omap3_pmx_core OMAP3_UART2_RX>;
  161. pinctrl-names = "default";
  162. pinctrl-0 = <&uart2_pins>;
  163. };
  164. &mcspi1 {
  165. pinctrl-names = "default";
  166. pinctrl-0 = <&mcspi1_pins>;
  167. };
  168. #include "twl4030.dtsi"
  169. #include "twl4030_omap3.dtsi"
  170. &twl {
  171. twl_power: power {
  172. compatible = "ti,twl4030-power-idle-osc-off", "ti,twl4030-power-idle";
  173. ti,use_poweroff;
  174. };
  175. };
  176. &twl_gpio {
  177. ti,use-leds;
  178. };
  179. &twl_keypad {
  180. status = "disabled";
  181. };