kirkwood-rd88f6281.dtsi 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Marvell RD88F6181 Common Board descrition
  4. *
  5. * Andrew Lunn <[email protected]>
  6. *
  7. * This file contains the definitions that are common between the two
  8. * variants of the Marvell Kirkwood Development Board.
  9. */
  10. #include "kirkwood.dtsi"
  11. #include "kirkwood-6281.dtsi"
  12. / {
  13. memory {
  14. device_type = "memory";
  15. reg = <0x00000000 0x20000000>;
  16. };
  17. chosen {
  18. bootargs = "console=ttyS0,115200n8";
  19. stdout-path = &uart0;
  20. };
  21. ocp@f1000000 {
  22. pinctrl: pin-controller@10000 {
  23. pinctrl-names = "default";
  24. pmx_sdio_cd: pmx-sdio-cd {
  25. marvell,pins = "mpp28";
  26. marvell,function = "gpio";
  27. };
  28. };
  29. serial@12000 {
  30. status = "okay";
  31. };
  32. sata@80000 {
  33. status = "okay";
  34. nr-ports = <2>;
  35. };
  36. mvsdio@90000 {
  37. pinctrl-0 = <&pmx_sdio &pmx_sdio_cd>;
  38. pinctrl-names = "default";
  39. status = "okay";
  40. cd-gpios = <&gpio0 28 GPIO_ACTIVE_HIGH>;
  41. /* No WP GPIO */
  42. };
  43. };
  44. };
  45. &nand {
  46. status = "okay";
  47. partition@0 {
  48. label = "u-boot";
  49. reg = <0x0000000 0x100000>;
  50. read-only;
  51. };
  52. partition@100000 {
  53. label = "uImage";
  54. reg = <0x0100000 0x200000>;
  55. };
  56. partition@300000 {
  57. label = "rootfs";
  58. reg = <0x0300000 0x500000>;
  59. };
  60. };
  61. &mdio {
  62. status = "okay";
  63. switch: switch@0 {
  64. compatible = "marvell,mv88e6085";
  65. #address-cells = <1>;
  66. #size-cells = <0>;
  67. ports {
  68. #address-cells = <1>;
  69. #size-cells = <0>;
  70. port@0 {
  71. reg = <0>;
  72. label = "lan1";
  73. };
  74. port@1 {
  75. reg = <1>;
  76. label = "lan2";
  77. };
  78. port@2 {
  79. reg = <2>;
  80. label = "lan3";
  81. };
  82. port@3 {
  83. reg = <3>;
  84. label = "lan4";
  85. };
  86. port@5 {
  87. reg = <5>;
  88. label = "cpu";
  89. ethernet = <&eth0port>;
  90. fixed-link {
  91. speed = <1000>;
  92. full-duplex;
  93. };
  94. };
  95. };
  96. };
  97. };
  98. &eth0 {
  99. status = "okay";
  100. ethernet0-port@0 {
  101. speed = <1000>;
  102. duplex = <1>;
  103. };
  104. };
  105. &pciec {
  106. status = "okay";
  107. };
  108. &pcie0 {
  109. status = "okay";
  110. };