kirkwood-l-50.dts 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Check Point L-50 Board Description
  4. * Copyright 2020 Pawel Dembicki <[email protected]>
  5. */
  6. /dts-v1/;
  7. #include "kirkwood.dtsi"
  8. #include "kirkwood-6281.dtsi"
  9. / {
  10. model = "Check Point L-50";
  11. compatible = "checkpoint,l-50", "marvell,kirkwood-88f6281", "marvell,kirkwood";
  12. memory {
  13. device_type = "memory";
  14. reg = <0x00000000 0x20000000>;
  15. };
  16. chosen {
  17. bootargs = "console=ttyS0,115200n8";
  18. stdout-path = &uart0;
  19. };
  20. ocp@f1000000 {
  21. pinctrl: pin-controller@10000 {
  22. pinctrl-0 = <&pmx_led38 &pmx_sysrst &pmx_button29>;
  23. pinctrl-names = "default";
  24. pmx_sysrst: pmx-sysrst {
  25. marvell,pins = "mpp6";
  26. marvell,function = "sysrst";
  27. };
  28. pmx_button29: pmx_button29 {
  29. marvell,pins = "mpp29";
  30. marvell,function = "gpio";
  31. };
  32. pmx_led38: pmx_led38 {
  33. marvell,pins = "mpp38";
  34. marvell,function = "gpio";
  35. };
  36. pmx_sdio_cd: pmx-sdio-cd {
  37. marvell,pins = "mpp46";
  38. marvell,function = "gpio";
  39. };
  40. };
  41. serial@12000 {
  42. status = "okay";
  43. };
  44. mvsdio@90000 {
  45. status = "okay";
  46. cd-gpios = <&gpio1 14 9>;
  47. };
  48. i2c@11000 {
  49. status = "okay";
  50. clock-frequency = <400000>;
  51. gpio2: gpio-expander@20{
  52. #gpio-cells = <2>;
  53. #interrupt-cells = <2>;
  54. compatible = "semtech,sx1505q";
  55. reg = <0x20>;
  56. gpio-controller;
  57. };
  58. /* Three GPIOs from 0x21 exp. are undescribed in dts:
  59. * 1: DSL module reset (active low)
  60. * 5: mPCIE reset (active low)
  61. * 6: Express card reset (active low)
  62. */
  63. gpio3: gpio-expander@21{
  64. #gpio-cells = <2>;
  65. #interrupt-cells = <2>;
  66. compatible = "semtech,sx1505q";
  67. reg = <0x21>;
  68. gpio-controller;
  69. };
  70. rtc@30 {
  71. compatible = "s35390a";
  72. reg = <0x30>;
  73. };
  74. };
  75. };
  76. leds {
  77. compatible = "gpio-leds";
  78. status_green {
  79. label = "l-50:green:status";
  80. gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
  81. };
  82. status_red {
  83. label = "l-50:red:status";
  84. gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;
  85. };
  86. wifi {
  87. label = "l-50:green:wifi";
  88. gpios = <&gpio2 7 GPIO_ACTIVE_LOW>;
  89. linux,default-trigger = "phy0tpt";
  90. };
  91. internet_green {
  92. label = "l-50:green:internet";
  93. gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
  94. };
  95. internet_red {
  96. label = "l-50:red:internet";
  97. gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
  98. };
  99. usb1_green {
  100. label = "l-50:green:usb1";
  101. gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
  102. linux,default-trigger = "usbport";
  103. trigger-sources = <&hub_port3>;
  104. };
  105. usb1_red {
  106. label = "l-50:red:usb1";
  107. gpios = <&gpio2 4 GPIO_ACTIVE_LOW>;
  108. };
  109. usb2_green {
  110. label = "l-50:green:usb2";
  111. gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
  112. linux,default-trigger = "usbport";
  113. trigger-sources = <&hub_port1>;
  114. };
  115. usb2_red {
  116. label = "l-50:red:usb2";
  117. gpios = <&gpio2 5 GPIO_ACTIVE_LOW>;
  118. };
  119. };
  120. usb2_pwr {
  121. compatible = "regulator-fixed";
  122. regulator-name = "usb2_pwr";
  123. regulator-min-microvolt = <5000000>;
  124. regulator-max-microvolt = <5000000>;
  125. gpio = <&gpio3 3 GPIO_ACTIVE_LOW>;
  126. regulator-always-on;
  127. };
  128. usb1_pwr {
  129. compatible = "regulator-fixed";
  130. regulator-name = "usb1_pwr";
  131. regulator-min-microvolt = <5000000>;
  132. regulator-max-microvolt = <5000000>;
  133. gpio = <&gpio3 4 GPIO_ACTIVE_LOW>;
  134. regulator-always-on;
  135. };
  136. mpcie_pwr {
  137. compatible = "regulator-fixed";
  138. regulator-name = "mpcie_pwr";
  139. regulator-min-microvolt = <3300000>;
  140. regulator-max-microvolt = <3300000>;
  141. gpio = <&gpio3 5 GPIO_ACTIVE_HIGH>;
  142. enable-active-high;
  143. regulator-always-on;
  144. };
  145. express_card_pwr {
  146. compatible = "regulator-fixed";
  147. regulator-name = "express_card_pwr";
  148. regulator-min-microvolt = <3300000>;
  149. regulator-max-microvolt = <3300000>;
  150. gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
  151. enable-active-high;
  152. regulator-always-on;
  153. };
  154. keys {
  155. compatible = "gpio-keys";
  156. factory_defaults {
  157. label = "factory_defaults";
  158. gpios = <&gpio0 29 GPIO_ACTIVE_LOW>;
  159. linux,code = <KEY_RESTART>;
  160. };
  161. };
  162. };
  163. &mdio {
  164. status = "okay";
  165. ethphy8: ethernet-phy@8 {
  166. reg = <0x08>;
  167. };
  168. switch0: switch@10 {
  169. compatible = "marvell,mv88e6085";
  170. #address-cells = <1>;
  171. #size-cells = <0>;
  172. reg = <0x10>;
  173. dsa,member = <0 0>;
  174. ports {
  175. #address-cells = <1>;
  176. #size-cells = <0>;
  177. port@0 {
  178. reg = <0>;
  179. label = "lan5";
  180. };
  181. port@1 {
  182. reg = <1>;
  183. label = "lan1";
  184. };
  185. port@2 {
  186. reg = <2>;
  187. label = "lan6";
  188. };
  189. port@3 {
  190. reg = <3>;
  191. label = "lan2";
  192. };
  193. port@4 {
  194. reg = <4>;
  195. label = "lan7";
  196. };
  197. switch0port5: port@5 {
  198. reg = <5>;
  199. phy-mode = "rgmii-txid";
  200. link = <&switch1port5>;
  201. fixed-link {
  202. speed = <1000>;
  203. full-duplex;
  204. };
  205. };
  206. port@6 {
  207. reg = <6>;
  208. label = "cpu";
  209. phy-mode = "rgmii-id";
  210. ethernet = <&eth1port>;
  211. fixed-link {
  212. speed = <1000>;
  213. full-duplex;
  214. };
  215. };
  216. };
  217. };
  218. switch@11 {
  219. compatible = "marvell,mv88e6085";
  220. #address-cells = <1>;
  221. #size-cells = <0>;
  222. reg = <0x11>;
  223. dsa,member = <0 1>;
  224. ports {
  225. #address-cells = <1>;
  226. #size-cells = <0>;
  227. port@0 {
  228. reg = <0>;
  229. label = "lan3";
  230. };
  231. port@1 {
  232. reg = <1>;
  233. label = "lan8";
  234. };
  235. port@2 {
  236. reg = <2>;
  237. label = "lan4";
  238. };
  239. port@3 {
  240. reg = <3>;
  241. label = "dmz";
  242. };
  243. switch1port5: port@5 {
  244. reg = <5>;
  245. phy-mode = "rgmii-txid";
  246. link = <&switch0port5>;
  247. fixed-link {
  248. speed = <1000>;
  249. full-duplex;
  250. };
  251. };
  252. port@6 {
  253. reg = <6>;
  254. label = "dsl";
  255. fixed-link {
  256. speed = <100>;
  257. full-duplex;
  258. };
  259. };
  260. };
  261. };
  262. };
  263. &eth0 {
  264. status = "okay";
  265. ethernet0-port@0 {
  266. phy-handle = <&ethphy8>;
  267. };
  268. };
  269. &eth1 {
  270. status = "okay";
  271. ethernet1-port@0 {
  272. speed = <1000>;
  273. duplex = <1>;
  274. };
  275. };
  276. &nand {
  277. status = "okay";
  278. pinctrl-0 = <&pmx_nand>;
  279. pinctrl-names = "default";
  280. partition@0 {
  281. label = "u-boot";
  282. reg = <0x00000000 0x000c0000>;
  283. };
  284. partition@a0000 {
  285. label = "bootldr-env";
  286. reg = <0x000c0000 0x00040000>;
  287. };
  288. partition@100000 {
  289. label = "kernel-1";
  290. reg = <0x00100000 0x00800000>;
  291. };
  292. partition@900000 {
  293. label = "rootfs-1";
  294. reg = <0x00900000 0x07100000>;
  295. };
  296. partition@7a00000 {
  297. label = "kernel-2";
  298. reg = <0x07a00000 0x00800000>;
  299. };
  300. partition@8200000 {
  301. label = "rootfs-2";
  302. reg = <0x08200000 0x07100000>;
  303. };
  304. partition@f300000 {
  305. label = "default_sw";
  306. reg = <0x0f300000 0x07900000>;
  307. };
  308. partition@16c00000 {
  309. label = "logs";
  310. reg = <0x16c00000 0x01800000>;
  311. };
  312. partition@18400000 {
  313. label = "preset_cfg";
  314. reg = <0x18400000 0x00100000>;
  315. };
  316. partition@18500000 {
  317. label = "adsl";
  318. reg = <0x18500000 0x00100000>;
  319. };
  320. partition@18600000 {
  321. label = "storage";
  322. reg = <0x18600000 0x07a00000>;
  323. };
  324. };
  325. &rtc {
  326. status = "disabled";
  327. };
  328. &pciec {
  329. status = "okay";
  330. };
  331. &pcie0 {
  332. status = "okay";
  333. };
  334. &sata_phy0 {
  335. status = "disabled";
  336. };
  337. &sata_phy1 {
  338. status = "disabled";
  339. };
  340. &usb0 {
  341. #address-cells = <1>;
  342. #size-cells = <0>;
  343. status = "okay";
  344. port@1 {
  345. #address-cells = <1>;
  346. #size-cells = <0>;
  347. reg = <1>;
  348. #trigger-source-cells = <0>;
  349. hub_port1: port@1 {
  350. reg = <1>;
  351. #trigger-source-cells = <0>;
  352. };
  353. hub_port3: port@3 {
  354. reg = <3>;
  355. #trigger-source-cells = <0>;
  356. };
  357. };
  358. };