kirkwood-blackarmor-nas220.dts 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Device Tree file for Seagate Blackarmor NAS220
  4. *
  5. * Copyright (C) 2014 Evgeni Dobrev <[email protected]>
  6. */
  7. /dts-v1/;
  8. #include <dt-bindings/gpio/gpio.h>
  9. #include <dt-bindings/input/input.h>
  10. #include "kirkwood.dtsi"
  11. #include "kirkwood-6192.dtsi"
  12. / {
  13. model = "Seagate Blackarmor NAS220";
  14. compatible = "seagate,blackarmor-nas220","marvell,kirkwood-88f6192",
  15. "marvell,kirkwood";
  16. memory { /* 128 MB */
  17. device_type = "memory";
  18. reg = <0x00000000 0x8000000>;
  19. };
  20. chosen {
  21. bootargs = "console=ttyS0,115200n8";
  22. stdout-path = &uart0;
  23. };
  24. gpio_poweroff {
  25. compatible = "gpio-poweroff";
  26. gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
  27. };
  28. gpio_keys {
  29. compatible = "gpio-keys";
  30. reset {
  31. label = "Reset";
  32. linux,code = <KEY_POWER>;
  33. gpios = <&gpio0 29 GPIO_ACTIVE_HIGH>;
  34. };
  35. button {
  36. label = "Power";
  37. linux,code = <KEY_SLEEP>;
  38. gpios = <&gpio0 26 GPIO_ACTIVE_LOW>;
  39. };
  40. };
  41. gpio-leds {
  42. compatible = "gpio-leds";
  43. blue-power {
  44. label = "nas220:blue:power";
  45. gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>;
  46. linux,default-trigger = "default-on";
  47. };
  48. };
  49. regulators {
  50. compatible = "simple-bus";
  51. #address-cells = <1>;
  52. #size-cells = <0>;
  53. pinctrl-0 = <&pmx_power_sata0 &pmx_power_sata1>;
  54. pinctrl-names = "default";
  55. sata0_power: regulator@1 {
  56. compatible = "regulator-fixed";
  57. reg = <1>;
  58. regulator-name = "SATA0 Power";
  59. regulator-min-microvolt = <5000000>;
  60. regulator-max-microvolt = <5000000>;
  61. enable-active-high;
  62. regulator-always-on;
  63. regulator-boot-on;
  64. gpio = <&gpio0 24 GPIO_ACTIVE_LOW>;
  65. };
  66. sata1_power: regulator@2 {
  67. compatible = "regulator-fixed";
  68. reg = <2>;
  69. regulator-name = "SATA1 Power";
  70. regulator-min-microvolt = <5000000>;
  71. regulator-max-microvolt = <5000000>;
  72. enable-active-high;
  73. regulator-always-on;
  74. regulator-boot-on;
  75. gpio = <&gpio0 28 GPIO_ACTIVE_LOW>;
  76. };
  77. };
  78. };
  79. /*
  80. * Serial port routed to connector CN5
  81. *
  82. * pin 1 - TX (CPU's TX)
  83. * pin 4 - RX (CPU's RX)
  84. * pin 6 - GND
  85. */
  86. &uart0 {
  87. status = "okay";
  88. };
  89. &pinctrl {
  90. pinctrl-0 = <&pmx_button_reset &pmx_button_power>;
  91. pinctrl-names = "default";
  92. pmx_act_sata0: pmx-act-sata0 {
  93. marvell,pins = "mpp15";
  94. marvell,function = "sata0";
  95. };
  96. pmx_act_sata1: pmx-act-sata1 {
  97. marvell,pins = "mpp16";
  98. marvell,function = "sata1";
  99. };
  100. pmx_power_sata0: pmx-power-sata0 {
  101. marvell,pins = "mpp24";
  102. marvell,function = "gpio";
  103. };
  104. pmx_power_sata1: pmx-power-sata1 {
  105. marvell,pins = "mpp28";
  106. marvell,function = "gpio";
  107. };
  108. pmx_button_reset: pmx-button-reset {
  109. marvell,pins = "mpp29";
  110. marvell,function = "gpio";
  111. };
  112. pmx_button_power: pmx-button-power {
  113. marvell,pins = "mpp26";
  114. marvell,function = "gpio";
  115. };
  116. };
  117. &sata {
  118. status = "okay";
  119. nr-ports = <2>;
  120. };
  121. &i2c0 {
  122. status = "okay";
  123. adt7476: thermal@2e {
  124. compatible = "adi,adt7476";
  125. reg = <0x2e>;
  126. };
  127. };
  128. &nand {
  129. status = "okay";
  130. };
  131. &mdio {
  132. status = "okay";
  133. ethphy0: ethernet-phy@8 {
  134. reg = <8>;
  135. };
  136. };
  137. &eth0 {
  138. status = "okay";
  139. ethernet0-port@0 {
  140. phy-handle = <&ethphy0>;
  141. };
  142. };