kirkwood-98dx4122.dtsi 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. // SPDX-License-Identifier: GPL-2.0
  2. / {
  3. mbus@f1000000 {
  4. pciec: pcie@82000000 {
  5. compatible = "marvell,kirkwood-pcie";
  6. status = "disabled";
  7. device_type = "pci";
  8. #address-cells = <3>;
  9. #size-cells = <2>;
  10. bus-range = <0x00 0xff>;
  11. ranges =
  12. <0x82000000 0 0x40000 MBUS_ID(0xf0, 0x01) 0x40000 0 0x00002000
  13. 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
  14. 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */>;
  15. pcie0: pcie@1,0 {
  16. device_type = "pci";
  17. assigned-addresses = <0x82000800 0 0x00040000 0 0x2000>;
  18. reg = <0x0800 0 0 0 0>;
  19. #address-cells = <3>;
  20. #size-cells = <2>;
  21. #interrupt-cells = <1>;
  22. ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0
  23. 0x81000000 0 0 0x81000000 0x1 0 1 0>;
  24. bus-range = <0x00 0xff>;
  25. interrupt-names = "intx", "error";
  26. interrupts = <9>, <44>;
  27. interrupt-map-mask = <0 0 0 7>;
  28. interrupt-map = <0 0 0 1 &pcie_intc 0>,
  29. <0 0 0 2 &pcie_intc 1>,
  30. <0 0 0 3 &pcie_intc 2>,
  31. <0 0 0 4 &pcie_intc 3>;
  32. marvell,pcie-port = <0>;
  33. marvell,pcie-lane = <0>;
  34. clocks = <&gate_clk 2>;
  35. status = "disabled";
  36. pcie_intc: interrupt-controller {
  37. interrupt-controller;
  38. #interrupt-cells = <1>;
  39. };
  40. };
  41. };
  42. };
  43. ocp@f1000000 {
  44. pinctrl: pin-controller@10000 {
  45. compatible = "marvell,98dx4122-pinctrl";
  46. };
  47. };
  48. };
  49. &sata_phy0 {
  50. status = "disabled";
  51. };
  52. &sata_phy1 {
  53. status = "disabled";
  54. };