keystone-k2l-evm.dts 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Keystone 2 Lamarr EVM device tree
  4. *
  5. * Copyright (C) 2014-2017 Texas Instruments Incorporated - http://www.ti.com/
  6. */
  7. /dts-v1/;
  8. #include "keystone.dtsi"
  9. #include "keystone-k2l.dtsi"
  10. / {
  11. compatible = "ti,k2l-evm", "ti,k2l", "ti,keystone";
  12. model = "Texas Instruments Keystone 2 Lamarr EVM";
  13. reserved-memory {
  14. #address-cells = <2>;
  15. #size-cells = <2>;
  16. ranges;
  17. dsp_common_memory: dsp-common-memory@81f800000 {
  18. compatible = "shared-dma-pool";
  19. reg = <0x00000008 0x1f800000 0x00000000 0x800000>;
  20. reusable;
  21. status = "okay";
  22. };
  23. };
  24. };
  25. &soc0 {
  26. clocks {
  27. refclksys: refclksys {
  28. #clock-cells = <0>;
  29. compatible = "fixed-clock";
  30. clock-frequency = <122880000>;
  31. clock-output-names = "refclk-sys";
  32. };
  33. };
  34. };
  35. &usb_phy {
  36. status = "okay";
  37. };
  38. &keystone_usb0 {
  39. status = "okay";
  40. };
  41. &usb0 {
  42. dr_mode = "host";
  43. };
  44. &i2c0 {
  45. dtt@50 {
  46. compatible = "atmel,24c1024";
  47. reg = <0x50>;
  48. };
  49. };
  50. &aemif {
  51. cs0 {
  52. #address-cells = <2>;
  53. #size-cells = <1>;
  54. clock-ranges;
  55. ranges;
  56. ti,cs-chipselect = <0>;
  57. /* all timings in nanoseconds */
  58. ti,cs-min-turnaround-ns = <12>;
  59. ti,cs-read-hold-ns = <6>;
  60. ti,cs-read-strobe-ns = <23>;
  61. ti,cs-read-setup-ns = <9>;
  62. ti,cs-write-hold-ns = <8>;
  63. ti,cs-write-strobe-ns = <23>;
  64. ti,cs-write-setup-ns = <8>;
  65. nand@0,0 {
  66. compatible = "ti,keystone-nand","ti,davinci-nand";
  67. #address-cells = <1>;
  68. #size-cells = <1>;
  69. reg = <0 0 0x4000000
  70. 1 0 0x0000100>;
  71. ti,davinci-chipselect = <0>;
  72. ti,davinci-mask-ale = <0x2000>;
  73. ti,davinci-mask-cle = <0x4000>;
  74. ti,davinci-mask-chipsel = <0>;
  75. nand-ecc-mode = "hw";
  76. ti,davinci-ecc-bits = <4>;
  77. nand-on-flash-bbt;
  78. partition@0 {
  79. label = "u-boot";
  80. reg = <0x0 0x100000>;
  81. read-only;
  82. };
  83. partition@100000 {
  84. label = "params";
  85. reg = <0x100000 0x80000>;
  86. read-only;
  87. };
  88. partition@180000 {
  89. label = "ubifs";
  90. reg = <0x180000 0x7FE80000>;
  91. };
  92. };
  93. };
  94. };
  95. &spi0 {
  96. nor_flash: flash@0 {
  97. #address-cells = <1>;
  98. #size-cells = <1>;
  99. compatible = "micron,n25q128a11", "jedec,spi-nor";
  100. spi-max-frequency = <54000000>;
  101. m25p,fast-read;
  102. reg = <0>;
  103. partition@0 {
  104. label = "u-boot-spl";
  105. reg = <0x0 0x80000>;
  106. read-only;
  107. };
  108. partition@1 {
  109. label = "misc";
  110. reg = <0x80000 0xf80000>;
  111. };
  112. };
  113. };
  114. &mdio {
  115. status = "ok";
  116. ethphy0: ethernet-phy@0 {
  117. compatible = "marvell,88E1514", "marvell,88E1510", "ethernet-phy-ieee802.3-c22";
  118. reg = <0>;
  119. };
  120. ethphy1: ethernet-phy@1 {
  121. compatible = "marvell,88E1514", "marvell,88E1510", "ethernet-phy-ieee802.3-c22";
  122. reg = <1>;
  123. };
  124. };
  125. &dsp0 {
  126. memory-region = <&dsp_common_memory>;
  127. status = "okay";
  128. };
  129. &dsp1 {
  130. memory-region = <&dsp_common_memory>;
  131. status = "okay";
  132. };
  133. &dsp2 {
  134. memory-region = <&dsp_common_memory>;
  135. status = "okay";
  136. };
  137. &dsp3 {
  138. memory-region = <&dsp_common_memory>;
  139. status = "okay";
  140. };