keystone-k2g.dtsi 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Device Tree Source for K2G SOC
  4. *
  5. * Copyright (C) 2016-2017 Texas Instruments Incorporated - http://www.ti.com/
  6. */
  7. #include <dt-bindings/interrupt-controller/arm-gic.h>
  8. #include <dt-bindings/pinctrl/keystone.h>
  9. #include <dt-bindings/gpio/gpio.h>
  10. / {
  11. compatible = "ti,k2g","ti,keystone";
  12. model = "Texas Instruments K2G SoC";
  13. #address-cells = <2>;
  14. #size-cells = <2>;
  15. interrupt-parent = <&gic>;
  16. chosen { };
  17. aliases {
  18. serial0 = &uart0;
  19. serial1 = &uart1;
  20. serial2 = &uart2;
  21. i2c0 = &i2c0;
  22. i2c1 = &i2c1;
  23. i2c2 = &i2c2;
  24. rproc0 = &dsp0;
  25. };
  26. cpus {
  27. #address-cells = <1>;
  28. #size-cells = <0>;
  29. cpu@0 {
  30. compatible = "arm,cortex-a15";
  31. device_type = "cpu";
  32. reg = <0>;
  33. };
  34. };
  35. gic: interrupt-controller@2561000 {
  36. compatible = "arm,gic-400", "arm,cortex-a15-gic";
  37. #interrupt-cells = <3>;
  38. interrupt-controller;
  39. reg = <0x0 0x02561000 0x0 0x1000>,
  40. <0x0 0x02562000 0x0 0x2000>,
  41. <0x0 0x02564000 0x0 0x2000>,
  42. <0x0 0x02566000 0x0 0x2000>;
  43. interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
  44. IRQ_TYPE_LEVEL_HIGH)>;
  45. };
  46. timer {
  47. compatible = "arm,armv7-timer";
  48. interrupts =
  49. <GIC_PPI 13
  50. (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
  51. <GIC_PPI 14
  52. (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
  53. <GIC_PPI 11
  54. (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
  55. <GIC_PPI 10
  56. (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
  57. };
  58. pmu {
  59. compatible = "arm,cortex-a15-pmu";
  60. interrupts = <GIC_SPI 4 IRQ_TYPE_EDGE_RISING>;
  61. };
  62. usbphy {
  63. #address-cells = <1>;
  64. #size-cells = <0>;
  65. compatible = "simple-bus";
  66. usb0_phy: usb-phy@0 {
  67. compatible = "usb-nop-xceiv";
  68. reg = <0>;
  69. status = "disabled";
  70. };
  71. usb1_phy: usb-phy@1 {
  72. compatible = "usb-nop-xceiv";
  73. reg = <1>;
  74. status = "disabled";
  75. };
  76. };
  77. soc0: soc@0 {
  78. #address-cells = <1>;
  79. #size-cells = <1>;
  80. #pinctrl-cells = <1>;
  81. compatible = "ti,keystone","simple-bus";
  82. ranges = <0x0 0x0 0x0 0xc0000000>;
  83. dma-ranges = <0x80000000 0x8 0x00000000 0x80000000>;
  84. msm_ram: sram@c000000 {
  85. compatible = "mmio-sram";
  86. reg = <0x0c000000 0x100000>;
  87. ranges = <0x0 0x0c000000 0x100000>;
  88. #address-cells = <1>;
  89. #size-cells = <1>;
  90. bm-sram@f7000 {
  91. reg = <0x000f7000 0x8000>;
  92. };
  93. };
  94. k2g_pinctrl: pinmux@2621000 {
  95. compatible = "pinctrl-single";
  96. reg = <0x02621000 0x410>;
  97. pinctrl-single,register-width = <32>;
  98. pinctrl-single,function-mask = <0x001b0007>;
  99. };
  100. devctrl: device-state-control@2620000 {
  101. compatible = "ti,keystone-devctrl", "syscon", "simple-mfd";
  102. reg = <0x02620000 0x1000>;
  103. #address-cells = <1>;
  104. #size-cells = <1>;
  105. ranges = <0x0 0x02620000 0x1000>;
  106. kirq0: keystone_irq@2a0 {
  107. compatible = "ti,keystone-irq";
  108. reg = <0x2a0 0x10>;
  109. interrupts = <GIC_SPI 1 IRQ_TYPE_EDGE_RISING>;
  110. interrupt-controller;
  111. #interrupt-cells = <1>;
  112. ti,syscon-dev = <&devctrl 0x2a0>;
  113. };
  114. dspgpio0: keystone_dsp_gpio@240 {
  115. compatible = "ti,keystone-dsp-gpio";
  116. reg = <0x240 0x4>;
  117. gpio-controller;
  118. #gpio-cells = <2>;
  119. gpio,syscon-dev = <&devctrl 0x240>;
  120. };
  121. };
  122. uart0: serial@2530c00 {
  123. compatible = "ti,da830-uart", "ns16550a";
  124. current-speed = <115200>;
  125. reg-shift = <2>;
  126. reg-io-width = <4>;
  127. reg = <0x02530c00 0x100>;
  128. interrupts = <GIC_SPI 164 IRQ_TYPE_EDGE_RISING>;
  129. clocks = <&k2g_clks 0x2c 0>;
  130. power-domains = <&k2g_pds 0x2c>;
  131. status = "disabled";
  132. };
  133. uart1: serial@2531000 {
  134. compatible = "ti,da830-uart", "ns16550a";
  135. current-speed = <115200>;
  136. reg-shift = <2>;
  137. reg-io-width = <4>;
  138. reg = <0x02531000 0x100>;
  139. interrupts = <GIC_SPI 165 IRQ_TYPE_EDGE_RISING>;
  140. clocks = <&k2g_clks 0x2d 0>;
  141. power-domains = <&k2g_pds 0x2d>;
  142. status = "disabled";
  143. };
  144. uart2: serial@2531400 {
  145. compatible = "ti,da830-uart", "ns16550a";
  146. current-speed = <115200>;
  147. reg-shift = <2>;
  148. reg-io-width = <4>;
  149. reg = <0x02531400 0x100>;
  150. interrupts = <GIC_SPI 166 IRQ_TYPE_EDGE_RISING>;
  151. clocks = <&k2g_clks 0x2e 0>;
  152. power-domains = <&k2g_pds 0x2e>;
  153. status = "disabled";
  154. };
  155. dcan0: can@260b200 {
  156. compatible = "ti,am4372-d_can", "ti,am3352-d_can";
  157. reg = <0x0260B200 0x200>;
  158. interrupts = <GIC_SPI 190 IRQ_TYPE_EDGE_RISING>;
  159. status = "disabled";
  160. power-domains = <&k2g_pds 0x0008>;
  161. clocks = <&k2g_clks 0x0008 1>;
  162. };
  163. dcan1: can@260b400 {
  164. compatible = "ti,am4372-d_can", "ti,am3352-d_can";
  165. reg = <0x0260B400 0x200>;
  166. interrupts = <GIC_SPI 193 IRQ_TYPE_EDGE_RISING>;
  167. status = "disabled";
  168. power-domains = <&k2g_pds 0x0009>;
  169. clocks = <&k2g_clks 0x0009 1>;
  170. };
  171. i2c0: i2c@2530000 {
  172. compatible = "ti,keystone-i2c";
  173. reg = <0x02530000 0x400>;
  174. clocks = <&k2g_clks 0x003a 0>;
  175. power-domains = <&k2g_pds 0x003a>;
  176. interrupts = <GIC_SPI 88 IRQ_TYPE_EDGE_RISING>;
  177. #address-cells = <1>;
  178. #size-cells = <0>;
  179. status = "disabled";
  180. };
  181. i2c1: i2c@2530400 {
  182. compatible = "ti,keystone-i2c";
  183. reg = <0x02530400 0x400>;
  184. clocks = <&k2g_clks 0x003b 0>;
  185. power-domains = <&k2g_pds 0x003b>;
  186. interrupts = <GIC_SPI 89 IRQ_TYPE_EDGE_RISING>;
  187. #address-cells = <1>;
  188. #size-cells = <0>;
  189. status = "disabled";
  190. };
  191. i2c2: i2c@2530800 {
  192. compatible = "ti,keystone-i2c";
  193. reg = <0x02530800 0x400>;
  194. clocks = <&k2g_clks 0x003c 0>;
  195. power-domains = <&k2g_pds 0x003c>;
  196. interrupts = <GIC_SPI 90 IRQ_TYPE_EDGE_RISING>;
  197. #address-cells = <1>;
  198. #size-cells = <0>;
  199. status = "disabled";
  200. };
  201. dsp0: dsp@10800000 {
  202. compatible = "ti,k2g-dsp";
  203. reg = <0x10800000 0x00100000>,
  204. <0x10e00000 0x00008000>,
  205. <0x10f00000 0x00008000>;
  206. reg-names = "l2sram", "l1pram", "l1dram";
  207. power-domains = <&k2g_pds 0x0046>;
  208. ti,syscon-dev = <&devctrl 0x844>;
  209. resets = <&k2g_reset 0x0046 0x1>;
  210. interrupt-parent = <&kirq0>;
  211. interrupts = <0 8>;
  212. interrupt-names = "vring", "exception";
  213. kick-gpios = <&dspgpio0 27 0>;
  214. status = "disabled";
  215. };
  216. msgmgr: mailbox@2a00000 {
  217. compatible = "ti,k2g-message-manager";
  218. #mbox-cells = <2>;
  219. reg-names = "queue_proxy_region",
  220. "queue_state_debug_region";
  221. reg = <0x02a00000 0x400000>, <0x028c3400 0x400>;
  222. interrupt-names = "rx_005",
  223. "rx_057";
  224. interrupts = <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
  225. <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>;
  226. };
  227. pmmc: system-controller@2921c00 {
  228. compatible = "ti,k2g-sci";
  229. /*
  230. * In case of rare platforms that does not use k2g as
  231. * system master, use /delete-property/
  232. */
  233. ti,system-reboot-controller;
  234. mbox-names = "rx", "tx";
  235. mboxes = <&msgmgr 5 2>,
  236. <&msgmgr 0 0>;
  237. reg-names = "debug_messages";
  238. reg = <0x02921c00 0x400>;
  239. k2g_pds: power-controller {
  240. compatible = "ti,sci-pm-domain";
  241. #power-domain-cells = <1>;
  242. };
  243. k2g_clks: clock-controller {
  244. compatible = "ti,k2g-sci-clk";
  245. #clock-cells = <2>;
  246. };
  247. k2g_reset: reset-controller {
  248. compatible = "ti,sci-reset";
  249. #reset-cells = <2>;
  250. };
  251. };
  252. gpio0: gpio@2603000 {
  253. compatible = "ti,k2g-gpio", "ti,keystone-gpio";
  254. reg = <0x02603000 0x100>;
  255. gpio-controller;
  256. #gpio-cells = <2>;
  257. interrupts = <GIC_SPI 432 IRQ_TYPE_EDGE_RISING>,
  258. <GIC_SPI 433 IRQ_TYPE_EDGE_RISING>,
  259. <GIC_SPI 434 IRQ_TYPE_EDGE_RISING>,
  260. <GIC_SPI 435 IRQ_TYPE_EDGE_RISING>,
  261. <GIC_SPI 436 IRQ_TYPE_EDGE_RISING>,
  262. <GIC_SPI 437 IRQ_TYPE_EDGE_RISING>,
  263. <GIC_SPI 438 IRQ_TYPE_EDGE_RISING>,
  264. <GIC_SPI 439 IRQ_TYPE_EDGE_RISING>,
  265. <GIC_SPI 440 IRQ_TYPE_EDGE_RISING>;
  266. interrupt-controller;
  267. #interrupt-cells = <2>;
  268. ti,ngpio = <144>;
  269. ti,davinci-gpio-unbanked = <0>;
  270. clocks = <&k2g_clks 0x001b 0x0>;
  271. clock-names = "gpio";
  272. };
  273. gpio1: gpio@260a000 {
  274. compatible = "ti,k2g-gpio", "ti,keystone-gpio";
  275. reg = <0x0260a000 0x100>;
  276. gpio-controller;
  277. #gpio-cells = <2>;
  278. interrupts = <GIC_SPI 442 IRQ_TYPE_EDGE_RISING>,
  279. <GIC_SPI 443 IRQ_TYPE_EDGE_RISING>,
  280. <GIC_SPI 444 IRQ_TYPE_EDGE_RISING>,
  281. <GIC_SPI 445 IRQ_TYPE_EDGE_RISING>,
  282. <GIC_SPI 446 IRQ_TYPE_EDGE_RISING>;
  283. interrupt-controller;
  284. #interrupt-cells = <2>;
  285. ti,ngpio = <68>;
  286. ti,davinci-gpio-unbanked = <0>;
  287. clocks = <&k2g_clks 0x001c 0x0>;
  288. clock-names = "gpio";
  289. };
  290. dss: dss@02540000 {
  291. compatible = "ti,k2g-dss";
  292. reg = <0x02540000 0x400>,
  293. <0x02550000 0x1000>,
  294. <0x02557000 0x1000>,
  295. <0x0255a800 0x100>,
  296. <0x0255ac00 0x100>;
  297. reg-names = "cfg", "common", "vid1", "ovr1", "vp1";
  298. clocks = <&k2g_clks 0x2 0>,
  299. <&k2g_clks 0x2 1>;
  300. clock-names = "fck", "vp1";
  301. interrupts = <GIC_SPI 247 IRQ_TYPE_EDGE_RISING>;
  302. power-domains = <&k2g_pds 0x2>;
  303. status = "disabled";
  304. #address-cells = <1>;
  305. #size-cells = <1>;
  306. ranges;
  307. max-memory-bandwidth = <230000000>;
  308. };
  309. edma0: edma@2700000 {
  310. compatible = "ti,k2g-edma3-tpcc", "ti,edma3-tpcc";
  311. reg = <0x02700000 0x8000>;
  312. reg-names = "edma3_cc";
  313. interrupts = <GIC_SPI 200 IRQ_TYPE_EDGE_RISING>,
  314. <GIC_SPI 216 IRQ_TYPE_EDGE_RISING>,
  315. <GIC_SPI 217 IRQ_TYPE_EDGE_RISING>;
  316. interrupt-names = "edma3_ccint", "emda3_mperr",
  317. "edma3_ccerrint";
  318. dma-requests = <64>;
  319. #dma-cells = <2>;
  320. ti,tptcs = <&edma0_tptc0 7>, <&edma0_tptc1 0>;
  321. ti,edma-memcpy-channels = <32 33 34 35>;
  322. power-domains = <&k2g_pds 0x3f>;
  323. };
  324. edma0_tptc0: tptc@2760000 {
  325. compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
  326. reg = <0x02760000 0x400>;
  327. power-domains = <&k2g_pds 0x3f>;
  328. };
  329. edma0_tptc1: tptc@2768000 {
  330. compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
  331. reg = <0x02768000 0x400>;
  332. power-domains = <&k2g_pds 0x3f>;
  333. };
  334. edma1: edma@2728000 {
  335. compatible = "ti,k2g-edma3-tpcc", "ti,edma3-tpcc";
  336. reg = <0x02728000 0x8000>;
  337. reg-names = "edma3_cc";
  338. interrupts = <GIC_SPI 208 IRQ_TYPE_EDGE_RISING>,
  339. <GIC_SPI 219 IRQ_TYPE_EDGE_RISING>,
  340. <GIC_SPI 220 IRQ_TYPE_EDGE_RISING>;
  341. interrupt-names = "edma3_ccint", "emda3_mperr",
  342. "edma3_ccerrint";
  343. dma-requests = <64>;
  344. #dma-cells = <2>;
  345. ti,tptcs = <&edma1_tptc0 7>, <&edma1_tptc1 0>;
  346. /*
  347. * memcpy is disabled, can be enabled with:
  348. * ti,edma-memcpy-channels = <12 13 14 15>;
  349. * for example.
  350. */
  351. power-domains = <&k2g_pds 0x4f>;
  352. };
  353. edma1_tptc0: tptc@27b0000 {
  354. compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
  355. reg = <0x027b0000 0x400>;
  356. power-domains = <&k2g_pds 0x4f>;
  357. };
  358. edma1_tptc1: tptc@27b8000 {
  359. compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
  360. reg = <0x027b8000 0x400>;
  361. power-domains = <&k2g_pds 0x4f>;
  362. };
  363. mmc0: mmc@23000000 {
  364. compatible = "ti,k2g-sdhci";
  365. reg = <0x23000000 0x400>;
  366. interrupts = <GIC_SPI 96 IRQ_TYPE_EDGE_RISING>;
  367. bus-width = <4>;
  368. no-1-8-v;
  369. max-frequency = <96000000>;
  370. power-domains = <&k2g_pds 0xb>;
  371. clocks = <&k2g_clks 0xb 1>, <&k2g_clks 0xb 2>;
  372. clock-names = "fck", "mmchsdb_fck";
  373. status = "disabled";
  374. };
  375. mmc1: mmc@23100000 {
  376. compatible = "ti,k2g-sdhci";
  377. reg = <0x23100000 0x400>;
  378. interrupts = <GIC_SPI 97 IRQ_TYPE_EDGE_RISING>;
  379. bus-width = <8>;
  380. no-1-8-v;
  381. non-removable;
  382. max-frequency = <96000000>;
  383. power-domains = <&k2g_pds 0xc>;
  384. clocks = <&k2g_clks 0xc 1>, <&k2g_clks 0xc 2>;
  385. clock-names = "fck", "mmchsdb_fck";
  386. };
  387. qspi: spi@2940000 {
  388. compatible = "ti,k2g-qspi", "cdns,qspi-nor";
  389. #address-cells = <1>;
  390. #size-cells = <0>;
  391. reg = <0x02940000 0x1000>,
  392. <0x24000000 0x4000000>;
  393. interrupts = <GIC_SPI 198 IRQ_TYPE_EDGE_RISING>;
  394. cdns,fifo-depth = <256>;
  395. cdns,fifo-width = <4>;
  396. cdns,trigger-address = <0x24000000>;
  397. clocks = <&k2g_clks 0x43 0x0>;
  398. power-domains = <&k2g_pds 0x43>;
  399. status = "disabled";
  400. };
  401. mcasp0: mcasp@2340000 {
  402. compatible = "ti,am33xx-mcasp-audio";
  403. reg = <0x02340000 0x2000>,
  404. <0x21804000 0x1000>;
  405. reg-names = "mpu","dat";
  406. interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>,
  407. <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
  408. interrupt-names = "tx", "rx";
  409. dmas = <&edma0 24 1>, <&edma0 25 1>;
  410. dma-names = "tx", "rx";
  411. power-domains = <&k2g_pds 0x4>;
  412. clocks = <&k2g_clks 0x4 0>;
  413. clock-names = "fck";
  414. status = "disabled";
  415. };
  416. mcasp1: mcasp@2342000 {
  417. compatible = "ti,am33xx-mcasp-audio";
  418. reg = <0x02342000 0x2000>,
  419. <0x21804400 0x1000>;
  420. reg-names = "mpu","dat";
  421. interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>,
  422. <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
  423. interrupt-names = "tx", "rx";
  424. dmas = <&edma1 48 1>, <&edma1 49 1>;
  425. dma-names = "tx", "rx";
  426. power-domains = <&k2g_pds 0x5>;
  427. clocks = <&k2g_clks 0x5 0>;
  428. clock-names = "fck";
  429. status = "disabled";
  430. };
  431. mcasp2: mcasp@2344000 {
  432. compatible = "ti,am33xx-mcasp-audio";
  433. reg = <0x02344000 0x2000>,
  434. <0x21804800 0x1000>;
  435. reg-names = "mpu","dat";
  436. interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,
  437. <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
  438. interrupt-names = "tx", "rx";
  439. dmas = <&edma1 50 1>, <&edma1 51 1>;
  440. dma-names = "tx", "rx";
  441. power-domains = <&k2g_pds 0x6>;
  442. clocks = <&k2g_clks 0x6 0>;
  443. clock-names = "fck";
  444. status = "disabled";
  445. };
  446. keystone_usb0: keystone-dwc3@2680000 {
  447. compatible = "ti,keystone-dwc3";
  448. #address-cells = <1>;
  449. #size-cells = <1>;
  450. reg = <0x2680000 0x10000>;
  451. interrupts = <GIC_SPI 128 IRQ_TYPE_EDGE_RISING>;
  452. ranges;
  453. dma-coherent;
  454. dma-ranges;
  455. status = "disabled";
  456. power-domains = <&k2g_pds 0x0016>;
  457. usb0: usb@2690000 {
  458. compatible = "snps,dwc3";
  459. reg = <0x2690000 0x10000>;
  460. interrupts = <GIC_SPI 128 IRQ_TYPE_EDGE_RISING>;
  461. maximum-speed = "high-speed";
  462. dr_mode = "otg";
  463. usb-phy = <&usb0_phy>;
  464. status = "disabled";
  465. };
  466. };
  467. keystone_usb1: keystone-dwc3@2580000 {
  468. compatible = "ti,keystone-dwc3";
  469. #address-cells = <1>;
  470. #size-cells = <1>;
  471. reg = <0x2580000 0x10000>;
  472. interrupts = <GIC_SPI 144 IRQ_TYPE_EDGE_RISING>;
  473. ranges;
  474. dma-coherent;
  475. dma-ranges;
  476. status = "disabled";
  477. power-domains = <&k2g_pds 0x0017>;
  478. usb1: usb@2590000 {
  479. compatible = "snps,dwc3";
  480. reg = <0x2590000 0x10000>;
  481. interrupts = <GIC_SPI 144 IRQ_TYPE_EDGE_RISING>;
  482. maximum-speed = "high-speed";
  483. dr_mode = "otg";
  484. usb-phy = <&usb1_phy>;
  485. status = "disabled";
  486. };
  487. };
  488. ecap0: pwm@21d1800 {
  489. compatible = "ti,k2g-ecap", "ti,am3352-ecap";
  490. #pwm-cells = <3>;
  491. reg = <0x021d1800 0x60>;
  492. power-domains = <&k2g_pds 0x38>;
  493. clocks = <&k2g_clks 0x38 0>;
  494. clock-names = "fck";
  495. status = "disabled";
  496. };
  497. ecap1: pwm@21d1c00 {
  498. compatible = "ti,k2g-ecap", "ti,am3352-ecap";
  499. #pwm-cells = <3>;
  500. reg = <0x021d1c00 0x60>;
  501. power-domains = <&k2g_pds 0x39>;
  502. clocks = <&k2g_clks 0x39 0x0>;
  503. clock-names = "fck";
  504. status = "disabled";
  505. };
  506. spi0: spi@21805400 {
  507. compatible = "ti,keystone-spi";
  508. reg = <0x21805400 0x200>;
  509. num-cs = <4>;
  510. ti,davinci-spi-intr-line = <0>;
  511. interrupts = <GIC_SPI 64 IRQ_TYPE_EDGE_RISING>;
  512. #address-cells = <1>;
  513. #size-cells = <0>;
  514. power-domains = <&k2g_pds 0x0010>;
  515. clocks = <&k2g_clks 0x0010 0>;
  516. };
  517. spi1: spi@21805800 {
  518. compatible = "ti,keystone-spi";
  519. reg = <0x21805800 0x200>;
  520. num-cs = <4>;
  521. ti,davinci-spi-intr-line = <0>;
  522. interrupts = <GIC_SPI 66 IRQ_TYPE_EDGE_RISING>;
  523. #address-cells = <1>;
  524. #size-cells = <0>;
  525. power-domains = <&k2g_pds 0x0011>;
  526. clocks = <&k2g_clks 0x0011 0>;
  527. };
  528. spi2: spi@21805c00 {
  529. compatible = "ti,keystone-spi";
  530. reg = <0x21805C00 0x200>;
  531. num-cs = <4>;
  532. ti,davinci-spi-intr-line = <0>;
  533. interrupts = <GIC_SPI 68 IRQ_TYPE_EDGE_RISING>;
  534. #address-cells = <1>;
  535. #size-cells = <0>;
  536. power-domains = <&k2g_pds 0x0012>;
  537. clocks = <&k2g_clks 0x0012 0>;
  538. };
  539. spi3: spi@21806000 {
  540. compatible = "ti,keystone-spi";
  541. reg = <0x21806000 0x200>;
  542. num-cs = <4>;
  543. ti,davinci-spi-intr-line = <0>;
  544. interrupts = <GIC_SPI 70 IRQ_TYPE_EDGE_RISING>;
  545. #address-cells = <1>;
  546. #size-cells = <0>;
  547. power-domains = <&k2g_pds 0x0013>;
  548. clocks = <&k2g_clks 0x0013 0>;
  549. };
  550. wdt: wdt@02250000 {
  551. compatible = "ti,keystone-wdt", "ti,davinci-wdt";
  552. reg = <0x02250000 0x80>;
  553. power-domains = <&k2g_pds 0x22>;
  554. clocks = <&k2g_clks 0x22 0>;
  555. };
  556. emif: emif@21010000 {
  557. compatible = "ti,emif-keystone";
  558. reg = <0x21010000 0x200>;
  559. interrupts = <GIC_SPI 123 IRQ_TYPE_EDGE_RISING>;
  560. };
  561. mdio: mdio@4200f00 {
  562. compatible = "ti,keystone_mdio", "ti,davinci_mdio";
  563. reg = <0x04200f00 0x100>;
  564. #address-cells = <1>;
  565. #size-cells = <0>;
  566. clocks = <&k2g_clks 0x0018 3>;
  567. clock-names = "fck";
  568. power-domains = <&k2g_pds 0x0018>;
  569. status = "disabled";
  570. bus_freq = <2500000>;
  571. };
  572. #include "keystone-k2g-netcp.dtsi"
  573. };
  574. };