imx7ulp-evk.dts 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2016 Freescale Semiconductor, Inc.
  4. * Copyright 2017-2018 NXP
  5. * Dong Aisheng <[email protected]>
  6. */
  7. /dts-v1/;
  8. #include "imx7ulp.dtsi"
  9. / {
  10. model = "NXP i.MX7ULP EVK";
  11. compatible = "fsl,imx7ulp-evk", "fsl,imx7ulp";
  12. chosen {
  13. stdout-path = &lpuart4;
  14. };
  15. memory@60000000 {
  16. device_type = "memory";
  17. reg = <0x60000000 0x40000000>;
  18. };
  19. backlight {
  20. compatible = "pwm-backlight";
  21. pwms = <&tpm4 1 50000 0>;
  22. brightness-levels = <0 20 25 30 35 40 100>;
  23. default-brightness-level = <6>;
  24. status = "okay";
  25. };
  26. reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
  27. compatible = "regulator-fixed";
  28. pinctrl-names = "default";
  29. pinctrl-0 = <&pinctrl_usbotg1_vbus>;
  30. regulator-name = "usb_otg1_vbus";
  31. regulator-min-microvolt = <5000000>;
  32. regulator-max-microvolt = <5000000>;
  33. gpio = <&gpio_ptc 0 GPIO_ACTIVE_HIGH>;
  34. enable-active-high;
  35. };
  36. reg_vsd_3v3: regulator-vsd-3v3 {
  37. compatible = "regulator-fixed";
  38. regulator-name = "VSD_3V3";
  39. regulator-min-microvolt = <3300000>;
  40. regulator-max-microvolt = <3300000>;
  41. pinctrl-names = "default";
  42. pinctrl-0 = <&pinctrl_usdhc0_rst>;
  43. gpio = <&gpio_ptd 0 GPIO_ACTIVE_HIGH>;
  44. enable-active-high;
  45. };
  46. };
  47. &lpuart4 {
  48. pinctrl-names = "default";
  49. pinctrl-0 = <&pinctrl_lpuart4>;
  50. status = "okay";
  51. };
  52. &tpm4 {
  53. pinctrl-names = "default";
  54. pinctrl-0 = <&pinctrl_pwm0>;
  55. status = "okay";
  56. };
  57. &usbotg1 {
  58. vbus-supply = <&reg_usb_otg1_vbus>;
  59. pinctrl-names = "default";
  60. pinctrl-0 = <&pinctrl_usbotg1_id>;
  61. srp-disable;
  62. hnp-disable;
  63. adp-disable;
  64. disable-over-current;
  65. status = "okay";
  66. };
  67. &usdhc0 {
  68. assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC0>;
  69. assigned-clock-parents = <&scg1 IMX7ULP_CLK_APLL_PFD1>;
  70. pinctrl-names = "default";
  71. pinctrl-0 = <&pinctrl_usdhc0>;
  72. cd-gpios = <&gpio_ptc 10 GPIO_ACTIVE_LOW>;
  73. vmmc-supply = <&reg_vsd_3v3>;
  74. status = "okay";
  75. };
  76. &iomuxc1 {
  77. pinctrl_lpuart4: lpuart4grp {
  78. fsl,pins = <
  79. IMX7ULP_PAD_PTC3__LPUART4_RX 0x3
  80. IMX7ULP_PAD_PTC2__LPUART4_TX 0x3
  81. >;
  82. bias-pull-up;
  83. };
  84. pinctrl_pwm0: pwm0grp {
  85. fsl,pins = <
  86. IMX7ULP_PAD_PTF2__TPM4_CH1 0x2
  87. >;
  88. };
  89. pinctrl_usbotg1_vbus: otg1vbusgrp {
  90. fsl,pins = <
  91. IMX7ULP_PAD_PTC0__PTC0 0x20000
  92. >;
  93. };
  94. pinctrl_usbotg1_id: otg1idgrp {
  95. fsl,pins = <
  96. IMX7ULP_PAD_PTC13__USB0_ID 0x10003
  97. >;
  98. };
  99. pinctrl_usdhc0: usdhc0grp {
  100. fsl,pins = <
  101. IMX7ULP_PAD_PTD1__SDHC0_CMD 0x43
  102. IMX7ULP_PAD_PTD2__SDHC0_CLK 0x40
  103. IMX7ULP_PAD_PTD7__SDHC0_D3 0x43
  104. IMX7ULP_PAD_PTD8__SDHC0_D2 0x43
  105. IMX7ULP_PAD_PTD9__SDHC0_D1 0x43
  106. IMX7ULP_PAD_PTD10__SDHC0_D0 0x43
  107. IMX7ULP_PAD_PTC10__PTC10 0x3 /* CD */
  108. >;
  109. };
  110. pinctrl_usdhc0_rst: usdhc0-gpio-rst-grp {
  111. fsl,pins = <
  112. IMX7ULP_PAD_PTD0__PTD0 0x3
  113. >;
  114. };
  115. };