imx6ul-tx6ul-mainboard.dts 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271
  1. /*
  2. * Copyright 2015 Lothar Waßmann <[email protected]>
  3. *
  4. * This file is dual-licensed: you can use it either under the terms
  5. * of the GPL or the X11 license, at your option. Note that this dual
  6. * licensing only applies to this file, and not this project as a
  7. * whole.
  8. *
  9. * a) This file is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * version 2 as published by the Free Software Foundation.
  12. *
  13. * This file is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * Or, alternatively,
  19. *
  20. * b) Permission is hereby granted, free of charge, to any person
  21. * obtaining a copy of this software and associated documentation
  22. * files (the "Software"), to deal in the Software without
  23. * restriction, including without limitation the rights to use,
  24. * copy, modify, merge, publish, distribute, sublicense, and/or
  25. * sell copies of the Software, and to permit persons to whom the
  26. * Software is furnished to do so, subject to the following
  27. * conditions:
  28. *
  29. * The above copyright notice and this permission notice shall be
  30. * included in all copies or substantial portions of the Software.
  31. *
  32. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  33. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  34. * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  35. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  36. * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
  37. * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  38. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  39. * OTHER DEALINGS IN THE SOFTWARE.
  40. */
  41. /dts-v1/;
  42. #include "imx6ul.dtsi"
  43. #include "imx6ul-tx6ul.dtsi"
  44. / {
  45. model = "Ka-Ro electronics TXUL-0010 Module on TXUL Mainboard";
  46. compatible = "karo,imx6ul-tx6ul", "fsl,imx6ul";
  47. aliases {
  48. lcdif-24bit-pins-a = &pinctrl_disp0_3;
  49. mmc0 = &usdhc1;
  50. /delete-property/ mmc1;
  51. serial2 = &uart3;
  52. serial4 = &uart5;
  53. };
  54. /delete-node/ sound;
  55. };
  56. &can1 {
  57. xceiver-supply = <&reg_3v3>;
  58. };
  59. &can2 {
  60. xceiver-supply = <&reg_3v3>;
  61. };
  62. &ds1339 {
  63. status = "disabled";
  64. };
  65. &fec1 {
  66. pinctrl-0 = <&pinctrl_enet1 &pinctrl_etnphy0_rst>;
  67. /delete-node/ mdio;
  68. };
  69. &fec2 {
  70. pinctrl-names = "default";
  71. pinctrl-0 = <&pinctrl_enet2 &pinctrl_enet2_mdio &pinctrl_etnphy1_rst>;
  72. phy-mode = "rmii";
  73. phy-reset-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>;
  74. phy-supply = <&reg_3v3_etn>;
  75. phy-handle = <&etnphy1>;
  76. status = "okay";
  77. mdio {
  78. #address-cells = <1>;
  79. #size-cells = <0>;
  80. etnphy0: ethernet-phy@0 {
  81. compatible = "ethernet-phy-ieee802.3-c22";
  82. reg = <0>;
  83. pinctrl-names = "default";
  84. pinctrl-0 = <&pinctrl_etnphy0_int>;
  85. interrupt-parent = <&gpio5>;
  86. interrupts = <5 IRQ_TYPE_EDGE_FALLING>;
  87. interrupts-extended = <&gpio5 5 IRQ_TYPE_EDGE_FALLING>;
  88. status = "okay";
  89. };
  90. etnphy1: ethernet-phy@2 {
  91. compatible = "ethernet-phy-ieee802.3-c22";
  92. reg = <2>;
  93. pinctrl-names = "default";
  94. pinctrl-0 = <&pinctrl_etnphy1_int>;
  95. interrupt-parent = <&gpio4>;
  96. interrupts = <27 IRQ_TYPE_EDGE_FALLING>;
  97. interrupts-extended = <&gpio4 27 IRQ_TYPE_EDGE_FALLING>;
  98. status = "okay";
  99. };
  100. };
  101. };
  102. &i2c_gpio {
  103. status = "disabled";
  104. };
  105. &i2c2 {
  106. /delete-node/ codec@a;
  107. /delete-node/ touchscreen@48;
  108. rtc: rtc@6f {
  109. compatible = "microchip,mcp7940x";
  110. reg = <0x6f>;
  111. };
  112. };
  113. &kpp {
  114. status = "disabled";
  115. };
  116. &lcdif {
  117. pinctrl-0 = <&pinctrl_disp0_3>;
  118. };
  119. &reg_usbotg_vbus{
  120. status = "disabled";
  121. };
  122. &usdhc1 {
  123. pinctrl-0 = <&pinctrl_usdhc1>;
  124. non-removable;
  125. /delete-property/ cd-gpios;
  126. cap-sdio-irq;
  127. };
  128. &uart1 {
  129. pinctrl-0 = <&pinctrl_uart1>;
  130. /delete-property/ uart-has-rtscts;
  131. };
  132. &uart2 {
  133. pinctrl-0 = <&pinctrl_uart2>;
  134. /delete-property/ uart-has-rtscts;
  135. status = "okay";
  136. };
  137. &uart3 {
  138. pinctrl-names = "default";
  139. pinctrl-0 = <&pinctrl_uart3>;
  140. status = "okay";
  141. };
  142. &uart4 {
  143. pinctrl-names = "default";
  144. pinctrl-0 = <&pinctrl_uart4>;
  145. status = "okay";
  146. };
  147. &uart5 {
  148. pinctrl-names = "default";
  149. pinctrl-0 = <&pinctrl_uart5>;
  150. status = "okay";
  151. };
  152. &uart6 {
  153. pinctrl-names = "default";
  154. pinctrl-0 = <&pinctrl_uart6>;
  155. status = "okay";
  156. };
  157. &uart7 {
  158. pinctrl-names = "default";
  159. pinctrl-0 = <&pinctrl_uart7>;
  160. status = "okay";
  161. };
  162. &uart8 {
  163. pinctrl-names = "default";
  164. pinctrl-0 = <&pinctrl_uart8>;
  165. status = "disabled"; /* conflicts with LCDIF */
  166. };
  167. &iomuxc {
  168. hoggrp {
  169. fsl,pins = <
  170. MX6UL_PAD_CSI_DATA01__GPIO4_IO22 0x0b0b0 /* WLAN_RESET */
  171. >;
  172. };
  173. pinctrl_disp0_3: disp0grp-3 {
  174. fsl,pins = <
  175. MX6UL_PAD_LCD_CLK__LCDIF_CLK 0x10 /* LSCLK */
  176. MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE 0x10 /* OE_ACD */
  177. MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
  178. MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC 0x10 /* VSYNC */
  179. MX6UL_PAD_LCD_DATA02__LCDIF_DATA02 0x10
  180. MX6UL_PAD_LCD_DATA03__LCDIF_DATA03 0x10
  181. MX6UL_PAD_LCD_DATA04__LCDIF_DATA04 0x10
  182. MX6UL_PAD_LCD_DATA05__LCDIF_DATA05 0x10
  183. MX6UL_PAD_LCD_DATA06__LCDIF_DATA06 0x10
  184. MX6UL_PAD_LCD_DATA07__LCDIF_DATA07 0x10
  185. /* LCD_DATA08..09 not wired */
  186. MX6UL_PAD_LCD_DATA10__LCDIF_DATA10 0x10
  187. MX6UL_PAD_LCD_DATA11__LCDIF_DATA11 0x10
  188. MX6UL_PAD_LCD_DATA12__LCDIF_DATA12 0x10
  189. MX6UL_PAD_LCD_DATA13__LCDIF_DATA13 0x10
  190. MX6UL_PAD_LCD_DATA14__LCDIF_DATA14 0x10
  191. MX6UL_PAD_LCD_DATA15__LCDIF_DATA15 0x10
  192. /* LCD_DATA16..17 not wired */
  193. MX6UL_PAD_LCD_DATA18__LCDIF_DATA18 0x10
  194. MX6UL_PAD_LCD_DATA19__LCDIF_DATA19 0x10
  195. MX6UL_PAD_LCD_DATA20__LCDIF_DATA20 0x10
  196. MX6UL_PAD_LCD_DATA21__LCDIF_DATA21 0x10
  197. MX6UL_PAD_LCD_DATA22__LCDIF_DATA22 0x10
  198. MX6UL_PAD_LCD_DATA23__LCDIF_DATA23 0x10
  199. >;
  200. };
  201. pinctrl_enet2_mdio: enet2-mdiogrp {
  202. fsl,pins = <
  203. MX6UL_PAD_GPIO1_IO07__ENET2_MDC 0x0b0b0
  204. MX6UL_PAD_GPIO1_IO06__ENET2_MDIO 0x1b0b0
  205. >;
  206. };
  207. pinctrl_uart3: uart3grp {
  208. fsl,pins = <
  209. MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX 0x0b0b0
  210. MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX 0x0b0b0
  211. >;
  212. };
  213. pinctrl_uart4: uart4grp {
  214. fsl,pins = <
  215. MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX 0x0b0b0
  216. MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX 0x0b0b0
  217. >;
  218. };
  219. pinctrl_uart6: uart6grp {
  220. fsl,pins = <
  221. MX6UL_PAD_CSI_MCLK__UART6_DCE_TX 0x0b0b0
  222. MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX 0x0b0b0
  223. >;
  224. };
  225. pinctrl_uart7: uart7grp {
  226. fsl,pins = <
  227. MX6UL_PAD_LCD_DATA16__UART7_DCE_TX 0x0b0b0
  228. MX6UL_PAD_LCD_DATA17__UART7_DCE_RX 0x0b0b0
  229. >;
  230. };
  231. pinctrl_uart8: uart8grp {
  232. fsl,pins = <
  233. MX6UL_PAD_LCD_DATA20__UART8_DCE_TX 0x0b0b0
  234. MX6UL_PAD_LCD_DATA21__UART8_DCE_RX 0x0b0b0
  235. >;
  236. };
  237. };