12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455 |
- // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
- /*
- * Copyright 2018-2022 TQ-Systems GmbH
- * Author: Markus Niebel <[email protected]>
- */
- /dts-v1/;
- #include "imx6ul-tqma6ul1.dtsi"
- #include "mba6ulx.dtsi"
- / {
- model = "TQ-Systems TQMa6UL1 SoM on MBa6ULx board";
- compatible = "tq,imx6ul-tqma6ul1-mba6ulx", "tq,imx6ul-tqma6ul1", "fsl,imx6ul";
- };
- /*
- * Note: can2 and fec2 are enabled on mba6ulx level (for i.MX6ULG2 usage)
- * and need to be disabled here again
- */
- &can2 {
- status = "disabled";
- };
- &fec1 {
- pinctrl-names = "default";
- pinctrl-0 = <&pinctrl_enet1>, <&pinctrl_enet1_mdc>;
- status = "okay";
- mdio {
- #address-cells = <1>;
- #size-cells = <0>;
- ethphy0: ethernet-phy@0 {
- compatible = "ethernet-phy-ieee802.3-c22";
- max-speed = <100>;
- reg = <0>;
- };
- };
- };
- &fec2 {
- /delete-property/ phy-handle;
- /delete-node/ mdio;
- };
- &iomuxc {
- pinctrl_enet1_mdc: enet1mdcgrp {
- fsl,pins = <
- /* mdio */
- MX6UL_PAD_GPIO1_IO07__ENET1_MDC 0x1b0b0
- MX6UL_PAD_GPIO1_IO06__ENET1_MDIO 0x1b0b0
- >;
- };
- };
|