imx6sl-evk.dts 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658
  1. // SPDX-License-Identifier: GPL-2.0
  2. //
  3. //Copyright (C) 2013 Freescale Semiconductor, Inc.
  4. /dts-v1/;
  5. #include <dt-bindings/gpio/gpio.h>
  6. #include <dt-bindings/input/input.h>
  7. #include "imx6sl.dtsi"
  8. / {
  9. model = "Freescale i.MX6 SoloLite EVK Board";
  10. compatible = "fsl,imx6sl-evk", "fsl,imx6sl";
  11. chosen {
  12. stdout-path = &uart1;
  13. };
  14. memory@80000000 {
  15. device_type = "memory";
  16. reg = <0x80000000 0x40000000>;
  17. };
  18. backlight_display: backlight_display {
  19. compatible = "pwm-backlight";
  20. pwms = <&pwm1 0 5000000>;
  21. brightness-levels = <0 4 8 16 32 64 128 255>;
  22. default-brightness-level = <6>;
  23. };
  24. leds {
  25. compatible = "gpio-leds";
  26. pinctrl-names = "default";
  27. pinctrl-0 = <&pinctrl_led>;
  28. led-user {
  29. label = "debug";
  30. gpios = <&gpio3 20 GPIO_ACTIVE_HIGH>;
  31. linux,default-trigger = "heartbeat";
  32. };
  33. };
  34. reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
  35. compatible = "regulator-fixed";
  36. regulator-name = "usb_otg1_vbus";
  37. regulator-min-microvolt = <5000000>;
  38. regulator-max-microvolt = <5000000>;
  39. gpio = <&gpio4 0 GPIO_ACTIVE_HIGH>;
  40. enable-active-high;
  41. vin-supply = <&swbst_reg>;
  42. };
  43. reg_usb_otg2_vbus: regulator-usb-otg2-vbus {
  44. compatible = "regulator-fixed";
  45. regulator-name = "usb_otg2_vbus";
  46. regulator-min-microvolt = <5000000>;
  47. regulator-max-microvolt = <5000000>;
  48. gpio = <&gpio4 2 GPIO_ACTIVE_HIGH>;
  49. enable-active-high;
  50. vin-supply = <&swbst_reg>;
  51. };
  52. reg_aud3v: regulator-aud3v {
  53. compatible = "regulator-fixed";
  54. regulator-name = "wm8962-supply-3v15";
  55. regulator-min-microvolt = <3150000>;
  56. regulator-max-microvolt = <3150000>;
  57. regulator-boot-on;
  58. };
  59. reg_aud4v: regulator-aud4v {
  60. compatible = "regulator-fixed";
  61. regulator-name = "wm8962-supply-4v2";
  62. regulator-min-microvolt = <4325000>;
  63. regulator-max-microvolt = <4325000>;
  64. regulator-boot-on;
  65. };
  66. reg_lcd_3v3: regulator-lcd-3v3 {
  67. compatible = "regulator-fixed";
  68. pinctrl-names = "default";
  69. pinctrl-0 = <&pinctrl_reg_lcd_3v3>;
  70. regulator-name = "lcd-3v3";
  71. gpio = <&gpio4 3 GPIO_ACTIVE_HIGH>;
  72. enable-active-high;
  73. };
  74. reg_lcd_5v: regulator-lcd-5v {
  75. compatible = "regulator-fixed";
  76. regulator-name = "lcd-5v0";
  77. regulator-min-microvolt = <5000000>;
  78. regulator-max-microvolt = <5000000>;
  79. };
  80. sound {
  81. compatible = "fsl,imx6sl-evk-wm8962", "fsl,imx-audio-wm8962";
  82. pinctrl-names = "default";
  83. pinctrl-0 = <&pinctrl_hp>;
  84. model = "wm8962-audio";
  85. ssi-controller = <&ssi2>;
  86. audio-codec = <&codec>;
  87. audio-routing =
  88. "Headphone Jack", "HPOUTL",
  89. "Headphone Jack", "HPOUTR",
  90. "Ext Spk", "SPKOUTL",
  91. "Ext Spk", "SPKOUTR",
  92. "AMIC", "MICBIAS",
  93. "IN3R", "AMIC";
  94. mux-int-port = <2>;
  95. mux-ext-port = <3>;
  96. hp-det-gpio = <&gpio4 19 GPIO_ACTIVE_LOW>;
  97. };
  98. panel {
  99. compatible = "sii,43wvf1g";
  100. backlight = <&backlight_display>;
  101. dvdd-supply = <&reg_lcd_3v3>;
  102. avdd-supply = <&reg_lcd_5v>;
  103. port {
  104. panel_in: endpoint {
  105. remote-endpoint = <&display_out>;
  106. };
  107. };
  108. };
  109. };
  110. &audmux {
  111. pinctrl-names = "default";
  112. pinctrl-0 = <&pinctrl_audmux3>;
  113. status = "okay";
  114. };
  115. &ecspi1 {
  116. cs-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>;
  117. pinctrl-names = "default";
  118. pinctrl-0 = <&pinctrl_ecspi1>;
  119. status = "okay";
  120. flash: flash@0 {
  121. #address-cells = <1>;
  122. #size-cells = <1>;
  123. compatible = "st,m25p32", "jedec,spi-nor";
  124. spi-max-frequency = <20000000>;
  125. reg = <0>;
  126. };
  127. };
  128. &fec {
  129. pinctrl-names = "default", "sleep";
  130. pinctrl-0 = <&pinctrl_fec>;
  131. pinctrl-1 = <&pinctrl_fec_sleep>;
  132. phy-mode = "rmii";
  133. status = "okay";
  134. };
  135. &i2c1 {
  136. clock-frequency = <100000>;
  137. pinctrl-names = "default";
  138. pinctrl-0 = <&pinctrl_i2c1>;
  139. status = "okay";
  140. pmic: pfuze100@8 {
  141. compatible = "fsl,pfuze100";
  142. reg = <0x08>;
  143. regulators {
  144. sw1a_reg: sw1ab {
  145. regulator-min-microvolt = <300000>;
  146. regulator-max-microvolt = <1875000>;
  147. regulator-boot-on;
  148. regulator-always-on;
  149. regulator-ramp-delay = <6250>;
  150. };
  151. sw1c_reg: sw1c {
  152. regulator-min-microvolt = <300000>;
  153. regulator-max-microvolt = <1875000>;
  154. regulator-boot-on;
  155. regulator-always-on;
  156. regulator-ramp-delay = <6250>;
  157. };
  158. sw2_reg: sw2 {
  159. regulator-min-microvolt = <800000>;
  160. regulator-max-microvolt = <3300000>;
  161. regulator-boot-on;
  162. regulator-always-on;
  163. };
  164. sw3a_reg: sw3a {
  165. regulator-min-microvolt = <400000>;
  166. regulator-max-microvolt = <1975000>;
  167. regulator-boot-on;
  168. regulator-always-on;
  169. };
  170. sw3b_reg: sw3b {
  171. regulator-min-microvolt = <400000>;
  172. regulator-max-microvolt = <1975000>;
  173. regulator-boot-on;
  174. regulator-always-on;
  175. };
  176. sw4_reg: sw4 {
  177. regulator-min-microvolt = <800000>;
  178. regulator-max-microvolt = <3300000>;
  179. regulator-always-on;
  180. };
  181. swbst_reg: swbst {
  182. regulator-min-microvolt = <5000000>;
  183. regulator-max-microvolt = <5150000>;
  184. };
  185. snvs_reg: vsnvs {
  186. regulator-min-microvolt = <1000000>;
  187. regulator-max-microvolt = <3000000>;
  188. regulator-boot-on;
  189. regulator-always-on;
  190. };
  191. vref_reg: vrefddr {
  192. regulator-boot-on;
  193. regulator-always-on;
  194. };
  195. vgen1_reg: vgen1 {
  196. regulator-min-microvolt = <800000>;
  197. regulator-max-microvolt = <1550000>;
  198. regulator-always-on;
  199. };
  200. vgen2_reg: vgen2 {
  201. regulator-min-microvolt = <800000>;
  202. regulator-max-microvolt = <1550000>;
  203. };
  204. vgen3_reg: vgen3 {
  205. regulator-min-microvolt = <1800000>;
  206. regulator-max-microvolt = <3300000>;
  207. };
  208. vgen4_reg: vgen4 {
  209. regulator-min-microvolt = <1800000>;
  210. regulator-max-microvolt = <3300000>;
  211. regulator-always-on;
  212. };
  213. vgen5_reg: vgen5 {
  214. regulator-min-microvolt = <1800000>;
  215. regulator-max-microvolt = <3300000>;
  216. regulator-always-on;
  217. };
  218. vgen6_reg: vgen6 {
  219. regulator-min-microvolt = <1800000>;
  220. regulator-max-microvolt = <3300000>;
  221. regulator-always-on;
  222. };
  223. };
  224. };
  225. };
  226. &i2c2 {
  227. clock-frequency = <100000>;
  228. pinctrl-names = "default";
  229. pinctrl-0 = <&pinctrl_i2c2>;
  230. status = "okay";
  231. codec: wm8962@1a {
  232. compatible = "wlf,wm8962";
  233. reg = <0x1a>;
  234. clocks = <&clks IMX6SL_CLK_EXTERN_AUDIO>;
  235. DCVDD-supply = <&vgen3_reg>;
  236. DBVDD-supply = <&reg_aud3v>;
  237. AVDD-supply = <&vgen3_reg>;
  238. CPVDD-supply = <&vgen3_reg>;
  239. MICVDD-supply = <&reg_aud3v>;
  240. PLLVDD-supply = <&vgen3_reg>;
  241. SPKVDD1-supply = <&reg_aud4v>;
  242. SPKVDD2-supply = <&reg_aud4v>;
  243. };
  244. };
  245. &iomuxc {
  246. pinctrl-names = "default";
  247. pinctrl-0 = <&pinctrl_hog>;
  248. imx6sl-evk {
  249. pinctrl_hog: hoggrp {
  250. fsl,pins = <
  251. MX6SL_PAD_KEY_ROW7__GPIO4_IO07 0x17059
  252. MX6SL_PAD_KEY_COL7__GPIO4_IO06 0x17059
  253. MX6SL_PAD_SD2_DAT7__GPIO5_IO00 0x17059
  254. MX6SL_PAD_SD2_DAT6__GPIO4_IO29 0x17059
  255. MX6SL_PAD_REF_CLK_32K__GPIO3_IO22 0x17059
  256. MX6SL_PAD_KEY_COL4__GPIO4_IO00 0x80000000
  257. MX6SL_PAD_KEY_COL5__GPIO4_IO02 0x80000000
  258. MX6SL_PAD_AUD_MCLK__AUDIO_CLK_OUT 0x4130b0
  259. >;
  260. };
  261. pinctrl_audmux3: audmux3grp {
  262. fsl,pins = <
  263. MX6SL_PAD_AUD_RXD__AUD3_RXD 0x4130b0
  264. MX6SL_PAD_AUD_TXC__AUD3_TXC 0x4130b0
  265. MX6SL_PAD_AUD_TXD__AUD3_TXD 0x4110b0
  266. MX6SL_PAD_AUD_TXFS__AUD3_TXFS 0x4130b0
  267. >;
  268. };
  269. pinctrl_ecspi1: ecspi1grp {
  270. fsl,pins = <
  271. MX6SL_PAD_ECSPI1_MISO__ECSPI1_MISO 0x100b1
  272. MX6SL_PAD_ECSPI1_MOSI__ECSPI1_MOSI 0x100b1
  273. MX6SL_PAD_ECSPI1_SCLK__ECSPI1_SCLK 0x100b1
  274. MX6SL_PAD_ECSPI1_SS0__GPIO4_IO11 0x80000000
  275. >;
  276. };
  277. pinctrl_fec: fecgrp {
  278. fsl,pins = <
  279. MX6SL_PAD_FEC_MDC__FEC_MDC 0x1b0b0
  280. MX6SL_PAD_FEC_MDIO__FEC_MDIO 0x1b0b0
  281. MX6SL_PAD_FEC_CRS_DV__FEC_RX_DV 0x1b0b0
  282. MX6SL_PAD_FEC_RXD0__FEC_RX_DATA0 0x1b0b0
  283. MX6SL_PAD_FEC_RXD1__FEC_RX_DATA1 0x1b0b0
  284. MX6SL_PAD_FEC_TX_EN__FEC_TX_EN 0x1b0b0
  285. MX6SL_PAD_FEC_TXD0__FEC_TX_DATA0 0x1b0b0
  286. MX6SL_PAD_FEC_TXD1__FEC_TX_DATA1 0x1b0b0
  287. MX6SL_PAD_FEC_REF_CLK__FEC_REF_OUT 0x4001b0a8
  288. >;
  289. };
  290. pinctrl_fec_sleep: fecgrp-sleep {
  291. fsl,pins = <
  292. MX6SL_PAD_FEC_MDC__GPIO4_IO23 0x3080
  293. MX6SL_PAD_FEC_CRS_DV__GPIO4_IO25 0x3080
  294. MX6SL_PAD_FEC_RXD0__GPIO4_IO17 0x3080
  295. MX6SL_PAD_FEC_RXD1__GPIO4_IO18 0x3080
  296. MX6SL_PAD_FEC_TX_EN__GPIO4_IO22 0x3080
  297. MX6SL_PAD_FEC_TXD0__GPIO4_IO24 0x3080
  298. MX6SL_PAD_FEC_TXD1__GPIO4_IO16 0x3080
  299. MX6SL_PAD_FEC_REF_CLK__GPIO4_IO26 0x3080
  300. >;
  301. };
  302. pinctrl_hp: hpgrp {
  303. fsl,pins = <
  304. MX6SL_PAD_FEC_RX_ER__GPIO4_IO19 0x1b0b0
  305. >;
  306. };
  307. pinctrl_i2c1: i2c1grp {
  308. fsl,pins = <
  309. MX6SL_PAD_I2C1_SCL__I2C1_SCL 0x4001b8b1
  310. MX6SL_PAD_I2C1_SDA__I2C1_SDA 0x4001b8b1
  311. >;
  312. };
  313. pinctrl_i2c2: i2c2grp {
  314. fsl,pins = <
  315. MX6SL_PAD_I2C2_SCL__I2C2_SCL 0x4001b8b1
  316. MX6SL_PAD_I2C2_SDA__I2C2_SDA 0x4001b8b1
  317. >;
  318. };
  319. pinctrl_kpp: kppgrp {
  320. fsl,pins = <
  321. MX6SL_PAD_KEY_ROW0__KEY_ROW0 0x1b010
  322. MX6SL_PAD_KEY_ROW1__KEY_ROW1 0x1b010
  323. MX6SL_PAD_KEY_ROW2__KEY_ROW2 0x1b0b0
  324. MX6SL_PAD_KEY_COL0__KEY_COL0 0x110b0
  325. MX6SL_PAD_KEY_COL1__KEY_COL1 0x110b0
  326. MX6SL_PAD_KEY_COL2__KEY_COL2 0x110b0
  327. >;
  328. };
  329. pinctrl_lcd: lcdgrp {
  330. fsl,pins = <
  331. MX6SL_PAD_LCD_DAT0__LCD_DATA00 0x1b0b0
  332. MX6SL_PAD_LCD_DAT1__LCD_DATA01 0x1b0b0
  333. MX6SL_PAD_LCD_DAT2__LCD_DATA02 0x1b0b0
  334. MX6SL_PAD_LCD_DAT3__LCD_DATA03 0x1b0b0
  335. MX6SL_PAD_LCD_DAT4__LCD_DATA04 0x1b0b0
  336. MX6SL_PAD_LCD_DAT5__LCD_DATA05 0x1b0b0
  337. MX6SL_PAD_LCD_DAT6__LCD_DATA06 0x1b0b0
  338. MX6SL_PAD_LCD_DAT7__LCD_DATA07 0x1b0b0
  339. MX6SL_PAD_LCD_DAT8__LCD_DATA08 0x1b0b0
  340. MX6SL_PAD_LCD_DAT9__LCD_DATA09 0x1b0b0
  341. MX6SL_PAD_LCD_DAT10__LCD_DATA10 0x1b0b0
  342. MX6SL_PAD_LCD_DAT11__LCD_DATA11 0x1b0b0
  343. MX6SL_PAD_LCD_DAT12__LCD_DATA12 0x1b0b0
  344. MX6SL_PAD_LCD_DAT13__LCD_DATA13 0x1b0b0
  345. MX6SL_PAD_LCD_DAT14__LCD_DATA14 0x1b0b0
  346. MX6SL_PAD_LCD_DAT15__LCD_DATA15 0x1b0b0
  347. MX6SL_PAD_LCD_DAT16__LCD_DATA16 0x1b0b0
  348. MX6SL_PAD_LCD_DAT17__LCD_DATA17 0x1b0b0
  349. MX6SL_PAD_LCD_DAT18__LCD_DATA18 0x1b0b0
  350. MX6SL_PAD_LCD_DAT19__LCD_DATA19 0x1b0b0
  351. MX6SL_PAD_LCD_DAT20__LCD_DATA20 0x1b0b0
  352. MX6SL_PAD_LCD_DAT21__LCD_DATA21 0x1b0b0
  353. MX6SL_PAD_LCD_DAT22__LCD_DATA22 0x1b0b0
  354. MX6SL_PAD_LCD_DAT23__LCD_DATA23 0x1b0b0
  355. MX6SL_PAD_LCD_CLK__LCD_CLK 0x1b0b0
  356. MX6SL_PAD_LCD_ENABLE__LCD_ENABLE 0x1b0b0
  357. MX6SL_PAD_LCD_HSYNC__LCD_HSYNC 0x1b0b0
  358. MX6SL_PAD_LCD_VSYNC__LCD_VSYNC 0x1b0b0
  359. >;
  360. };
  361. pinctrl_led: ledgrp {
  362. fsl,pins = <
  363. MX6SL_PAD_HSIC_STROBE__GPIO3_IO20 0x17059
  364. >;
  365. };
  366. pinctrl_pwm1: pwmgrp {
  367. fsl,pins = <
  368. MX6SL_PAD_PWM1__PWM1_OUT 0x110b0
  369. >;
  370. };
  371. pinctrl_reg_lcd_3v3: reglcd3v3grp {
  372. fsl,pins = <
  373. MX6SL_PAD_KEY_ROW5__GPIO4_IO03 0x17059
  374. >;
  375. };
  376. pinctrl_uart1: uart1grp {
  377. fsl,pins = <
  378. MX6SL_PAD_UART1_RXD__UART1_RX_DATA 0x1b0b1
  379. MX6SL_PAD_UART1_TXD__UART1_TX_DATA 0x1b0b1
  380. >;
  381. };
  382. pinctrl_usbotg1: usbotg1grp {
  383. fsl,pins = <
  384. MX6SL_PAD_EPDC_PWRCOM__USB_OTG1_ID 0x17059
  385. >;
  386. };
  387. pinctrl_usdhc1: usdhc1grp {
  388. fsl,pins = <
  389. MX6SL_PAD_SD1_CMD__SD1_CMD 0x17059
  390. MX6SL_PAD_SD1_CLK__SD1_CLK 0x10059
  391. MX6SL_PAD_SD1_DAT0__SD1_DATA0 0x17059
  392. MX6SL_PAD_SD1_DAT1__SD1_DATA1 0x17059
  393. MX6SL_PAD_SD1_DAT2__SD1_DATA2 0x17059
  394. MX6SL_PAD_SD1_DAT3__SD1_DATA3 0x17059
  395. MX6SL_PAD_SD1_DAT4__SD1_DATA4 0x17059
  396. MX6SL_PAD_SD1_DAT5__SD1_DATA5 0x17059
  397. MX6SL_PAD_SD1_DAT6__SD1_DATA6 0x17059
  398. MX6SL_PAD_SD1_DAT7__SD1_DATA7 0x17059
  399. >;
  400. };
  401. pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
  402. fsl,pins = <
  403. MX6SL_PAD_SD1_CMD__SD1_CMD 0x170b9
  404. MX6SL_PAD_SD1_CLK__SD1_CLK 0x100b9
  405. MX6SL_PAD_SD1_DAT0__SD1_DATA0 0x170b9
  406. MX6SL_PAD_SD1_DAT1__SD1_DATA1 0x170b9
  407. MX6SL_PAD_SD1_DAT2__SD1_DATA2 0x170b9
  408. MX6SL_PAD_SD1_DAT3__SD1_DATA3 0x170b9
  409. MX6SL_PAD_SD1_DAT4__SD1_DATA4 0x170b9
  410. MX6SL_PAD_SD1_DAT5__SD1_DATA5 0x170b9
  411. MX6SL_PAD_SD1_DAT6__SD1_DATA6 0x170b9
  412. MX6SL_PAD_SD1_DAT7__SD1_DATA7 0x170b9
  413. >;
  414. };
  415. pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
  416. fsl,pins = <
  417. MX6SL_PAD_SD1_CMD__SD1_CMD 0x170f9
  418. MX6SL_PAD_SD1_CLK__SD1_CLK 0x100f9
  419. MX6SL_PAD_SD1_DAT0__SD1_DATA0 0x170f9
  420. MX6SL_PAD_SD1_DAT1__SD1_DATA1 0x170f9
  421. MX6SL_PAD_SD1_DAT2__SD1_DATA2 0x170f9
  422. MX6SL_PAD_SD1_DAT3__SD1_DATA3 0x170f9
  423. MX6SL_PAD_SD1_DAT4__SD1_DATA4 0x170f9
  424. MX6SL_PAD_SD1_DAT5__SD1_DATA5 0x170f9
  425. MX6SL_PAD_SD1_DAT6__SD1_DATA6 0x170f9
  426. MX6SL_PAD_SD1_DAT7__SD1_DATA7 0x170f9
  427. >;
  428. };
  429. pinctrl_usdhc2: usdhc2grp {
  430. fsl,pins = <
  431. MX6SL_PAD_SD2_CMD__SD2_CMD 0x17059
  432. MX6SL_PAD_SD2_CLK__SD2_CLK 0x10059
  433. MX6SL_PAD_SD2_DAT0__SD2_DATA0 0x17059
  434. MX6SL_PAD_SD2_DAT1__SD2_DATA1 0x17059
  435. MX6SL_PAD_SD2_DAT2__SD2_DATA2 0x17059
  436. MX6SL_PAD_SD2_DAT3__SD2_DATA3 0x17059
  437. >;
  438. };
  439. pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
  440. fsl,pins = <
  441. MX6SL_PAD_SD2_CMD__SD2_CMD 0x170b9
  442. MX6SL_PAD_SD2_CLK__SD2_CLK 0x100b9
  443. MX6SL_PAD_SD2_DAT0__SD2_DATA0 0x170b9
  444. MX6SL_PAD_SD2_DAT1__SD2_DATA1 0x170b9
  445. MX6SL_PAD_SD2_DAT2__SD2_DATA2 0x170b9
  446. MX6SL_PAD_SD2_DAT3__SD2_DATA3 0x170b9
  447. >;
  448. };
  449. pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
  450. fsl,pins = <
  451. MX6SL_PAD_SD2_CMD__SD2_CMD 0x170f9
  452. MX6SL_PAD_SD2_CLK__SD2_CLK 0x100f9
  453. MX6SL_PAD_SD2_DAT0__SD2_DATA0 0x170f9
  454. MX6SL_PAD_SD2_DAT1__SD2_DATA1 0x170f9
  455. MX6SL_PAD_SD2_DAT2__SD2_DATA2 0x170f9
  456. MX6SL_PAD_SD2_DAT3__SD2_DATA3 0x170f9
  457. >;
  458. };
  459. pinctrl_usdhc3: usdhc3grp {
  460. fsl,pins = <
  461. MX6SL_PAD_SD3_CMD__SD3_CMD 0x17059
  462. MX6SL_PAD_SD3_CLK__SD3_CLK 0x10059
  463. MX6SL_PAD_SD3_DAT0__SD3_DATA0 0x17059
  464. MX6SL_PAD_SD3_DAT1__SD3_DATA1 0x17059
  465. MX6SL_PAD_SD3_DAT2__SD3_DATA2 0x17059
  466. MX6SL_PAD_SD3_DAT3__SD3_DATA3 0x17059
  467. >;
  468. };
  469. pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
  470. fsl,pins = <
  471. MX6SL_PAD_SD3_CMD__SD3_CMD 0x170b9
  472. MX6SL_PAD_SD3_CLK__SD3_CLK 0x100b9
  473. MX6SL_PAD_SD3_DAT0__SD3_DATA0 0x170b9
  474. MX6SL_PAD_SD3_DAT1__SD3_DATA1 0x170b9
  475. MX6SL_PAD_SD3_DAT2__SD3_DATA2 0x170b9
  476. MX6SL_PAD_SD3_DAT3__SD3_DATA3 0x170b9
  477. >;
  478. };
  479. pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
  480. fsl,pins = <
  481. MX6SL_PAD_SD3_CMD__SD3_CMD 0x170f9
  482. MX6SL_PAD_SD3_CLK__SD3_CLK 0x100f9
  483. MX6SL_PAD_SD3_DAT0__SD3_DATA0 0x170f9
  484. MX6SL_PAD_SD3_DAT1__SD3_DATA1 0x170f9
  485. MX6SL_PAD_SD3_DAT2__SD3_DATA2 0x170f9
  486. MX6SL_PAD_SD3_DAT3__SD3_DATA3 0x170f9
  487. >;
  488. };
  489. };
  490. };
  491. &kpp {
  492. pinctrl-names = "default";
  493. pinctrl-0 = <&pinctrl_kpp>;
  494. linux,keymap = <
  495. MATRIX_KEY(0x0, 0x0, KEY_UP) /* ROW0, COL0 */
  496. MATRIX_KEY(0x0, 0x1, KEY_DOWN) /* ROW0, COL1 */
  497. MATRIX_KEY(0x0, 0x2, KEY_ENTER) /* ROW0, COL2 */
  498. MATRIX_KEY(0x1, 0x0, KEY_HOME) /* ROW1, COL0 */
  499. MATRIX_KEY(0x1, 0x1, KEY_RIGHT) /* ROW1, COL1 */
  500. MATRIX_KEY(0x1, 0x2, KEY_LEFT) /* ROW1, COL2 */
  501. MATRIX_KEY(0x2, 0x0, KEY_VOLUMEDOWN) /* ROW2, COL0 */
  502. MATRIX_KEY(0x2, 0x1, KEY_VOLUMEUP) /* ROW2, COL1 */
  503. >;
  504. status = "okay";
  505. };
  506. &lcdif {
  507. pinctrl-names = "default";
  508. pinctrl-0 = <&pinctrl_lcd>;
  509. status = "okay";
  510. port {
  511. display_out: endpoint {
  512. remote-endpoint = <&panel_in>;
  513. };
  514. };
  515. };
  516. &pwm1 {
  517. #pwm-cells = <2>;
  518. pinctrl-names = "default";
  519. pinctrl-0 = <&pinctrl_pwm1>;
  520. status = "okay";
  521. };
  522. &reg_vdd1p1 {
  523. vin-supply = <&sw2_reg>;
  524. };
  525. &reg_vdd2p5 {
  526. vin-supply = <&sw2_reg>;
  527. };
  528. &snvs_poweroff {
  529. status = "okay";
  530. };
  531. &ssi2 {
  532. status = "okay";
  533. };
  534. &uart1 {
  535. pinctrl-names = "default";
  536. pinctrl-0 = <&pinctrl_uart1>;
  537. status = "okay";
  538. };
  539. &usbotg1 {
  540. vbus-supply = <&reg_usb_otg1_vbus>;
  541. pinctrl-names = "default";
  542. pinctrl-0 = <&pinctrl_usbotg1>;
  543. disable-over-current;
  544. status = "okay";
  545. };
  546. &usbotg2 {
  547. vbus-supply = <&reg_usb_otg2_vbus>;
  548. dr_mode = "host";
  549. disable-over-current;
  550. status = "okay";
  551. };
  552. &usdhc1 {
  553. pinctrl-names = "default", "state_100mhz", "state_200mhz";
  554. pinctrl-0 = <&pinctrl_usdhc1>;
  555. pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
  556. pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
  557. bus-width = <8>;
  558. cd-gpios = <&gpio4 7 GPIO_ACTIVE_LOW>;
  559. wp-gpios = <&gpio4 6 GPIO_ACTIVE_HIGH>;
  560. status = "okay";
  561. };
  562. &usdhc2 {
  563. pinctrl-names = "default", "state_100mhz", "state_200mhz";
  564. pinctrl-0 = <&pinctrl_usdhc2>;
  565. pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
  566. pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
  567. cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
  568. wp-gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;
  569. status = "okay";
  570. };
  571. &usdhc3 {
  572. pinctrl-names = "default", "state_100mhz", "state_200mhz";
  573. pinctrl-0 = <&pinctrl_usdhc3>;
  574. pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
  575. pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
  576. cd-gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
  577. status = "okay";
  578. };