imx6qp-sabresd.dts 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. // SPDX-License-Identifier: GPL-2.0+ OR MIT
  2. //
  3. // Copyright 2016 Freescale Semiconductor, Inc.
  4. /dts-v1/;
  5. #include "imx6qp.dtsi"
  6. #include "imx6qdl-sabresd.dtsi"
  7. / {
  8. model = "Freescale i.MX6 Quad Plus SABRE Smart Device Board";
  9. compatible = "fsl,imx6qp-sabresd", "fsl,imx6qp";
  10. };
  11. &reg_arm {
  12. vin-supply = <&sw2_reg>;
  13. };
  14. &iomuxc {
  15. imx6qdl-sabresd {
  16. pinctrl_usdhc2: usdhc2grp {
  17. fsl,pins = <
  18. MX6QDL_PAD_SD2_CMD__SD2_CMD 0x17059
  19. MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10071
  20. MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
  21. MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
  22. MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
  23. MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
  24. MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x17059
  25. MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x17059
  26. MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x17059
  27. MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x17059
  28. >;
  29. };
  30. pinctrl_usdhc3: usdhc3grp {
  31. fsl,pins = <
  32. MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
  33. MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10071
  34. MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
  35. MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
  36. MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
  37. MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
  38. MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
  39. MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
  40. MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
  41. MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
  42. >;
  43. };
  44. };
  45. };
  46. &vgen3_reg {
  47. regulator-always-on;
  48. };
  49. &pcie {
  50. status = "okay";
  51. };
  52. &sata {
  53. status = "okay";
  54. };