imx6q-sbc6x.dts 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright 2013 Pavel Machek <[email protected]>
  4. */
  5. /dts-v1/;
  6. #include "imx6q.dtsi"
  7. / {
  8. model = "MicroSys sbc6x board";
  9. compatible = "microsys,sbc6x", "fsl,imx6q";
  10. memory@10000000 {
  11. device_type = "memory";
  12. reg = <0x10000000 0x80000000>;
  13. };
  14. };
  15. &fec {
  16. pinctrl-names = "default";
  17. pinctrl-0 = <&pinctrl_enet>;
  18. phy-mode = "rgmii";
  19. status = "okay";
  20. };
  21. &iomuxc {
  22. imx6q-sbc6x {
  23. pinctrl_enet: enetgrp {
  24. fsl,pins = <
  25. MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
  26. MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
  27. MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030
  28. MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
  29. MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
  30. MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
  31. MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
  32. MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
  33. MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
  34. MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
  35. MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030
  36. MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030
  37. MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
  38. MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
  39. MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
  40. MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8
  41. >;
  42. };
  43. pinctrl_uart1: uart1grp {
  44. fsl,pins = <
  45. MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
  46. MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
  47. >;
  48. };
  49. pinctrl_usbotg: usbotggrp {
  50. fsl,pins = <
  51. MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
  52. >;
  53. };
  54. pinctrl_usdhc3: usdhc3grp {
  55. fsl,pins = <
  56. MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
  57. MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
  58. MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
  59. MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
  60. MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
  61. MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
  62. >;
  63. };
  64. };
  65. };
  66. &uart1 {
  67. pinctrl-names = "default";
  68. pinctrl-0 = <&pinctrl_uart1>;
  69. status = "okay";
  70. };
  71. &usbotg {
  72. pinctrl-names = "default";
  73. pinctrl-0 = <&pinctrl_usbotg>;
  74. disable-over-current;
  75. status = "okay";
  76. };
  77. &usdhc3 {
  78. pinctrl-names = "default";
  79. pinctrl-0 = <&pinctrl_usdhc3>;
  80. status = "okay";
  81. };