imx51-apf51.dts 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright 2012 Armadeus Systems - <[email protected]>
  4. * Copyright 2012 Laurent Cans <[email protected]>
  5. *
  6. * Based on mx51-babbage.dts
  7. * Copyright 2011 Freescale Semiconductor, Inc.
  8. * Copyright 2011 Linaro Ltd.
  9. */
  10. /dts-v1/;
  11. #include "imx51.dtsi"
  12. / {
  13. model = "Armadeus Systems APF51 module";
  14. compatible = "armadeus,imx51-apf51", "fsl,imx51";
  15. memory@90000000 {
  16. device_type = "memory";
  17. reg = <0x90000000 0x20000000>;
  18. };
  19. clocks {
  20. osc {
  21. clock-frequency = <33554432>;
  22. };
  23. };
  24. };
  25. &fec {
  26. pinctrl-names = "default";
  27. pinctrl-0 = <&pinctrl_fec>;
  28. phy-mode = "mii";
  29. phy-reset-gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
  30. phy-reset-duration = <1>;
  31. status = "okay";
  32. };
  33. &iomuxc {
  34. imx51-apf51 {
  35. pinctrl_fec: fecgrp {
  36. fsl,pins = <
  37. MX51_PAD_DI_GP3__FEC_TX_ER 0x80000000
  38. MX51_PAD_DI2_PIN4__FEC_CRS 0x80000000
  39. MX51_PAD_DI2_PIN2__FEC_MDC 0x80000000
  40. MX51_PAD_DI2_PIN3__FEC_MDIO 0x80000000
  41. MX51_PAD_DI2_DISP_CLK__FEC_RDATA1 0x80000000
  42. MX51_PAD_DI_GP4__FEC_RDATA2 0x80000000
  43. MX51_PAD_DISP2_DAT0__FEC_RDATA3 0x80000000
  44. MX51_PAD_DISP2_DAT1__FEC_RX_ER 0x80000000
  45. MX51_PAD_DISP2_DAT6__FEC_TDATA1 0x80000000
  46. MX51_PAD_DISP2_DAT7__FEC_TDATA2 0x80000000
  47. MX51_PAD_DISP2_DAT8__FEC_TDATA3 0x80000000
  48. MX51_PAD_DISP2_DAT9__FEC_TX_EN 0x80000000
  49. MX51_PAD_DISP2_DAT10__FEC_COL 0x80000000
  50. MX51_PAD_DISP2_DAT11__FEC_RX_CLK 0x80000000
  51. MX51_PAD_DISP2_DAT12__FEC_RX_DV 0x80000000
  52. MX51_PAD_DISP2_DAT13__FEC_TX_CLK 0x80000000
  53. MX51_PAD_DISP2_DAT14__FEC_RDATA0 0x80000000
  54. MX51_PAD_DISP2_DAT15__FEC_TDATA0 0x80000000
  55. >;
  56. };
  57. pinctrl_uart3: uart3grp {
  58. fsl,pins = <
  59. MX51_PAD_UART3_RXD__UART3_RXD 0x1c5
  60. MX51_PAD_UART3_TXD__UART3_TXD 0x1c5
  61. >;
  62. };
  63. };
  64. };
  65. &nfc {
  66. nand-bus-width = <8>;
  67. nand-ecc-mode = "hw";
  68. nand-on-flash-bbt;
  69. status = "okay";
  70. };
  71. &uart3 {
  72. pinctrl-names = "default";
  73. pinctrl-0 = <&pinctrl_uart3>;
  74. status = "okay";
  75. };