imx31-lite.dts 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178
  1. // SPDX-License-Identifier: GPL-2.0+
  2. //
  3. // Copyright (C) 2016-2018 Vladimir Zapolskiy <[email protected]>
  4. /dts-v1/;
  5. #include "imx31.dtsi"
  6. #include <dt-bindings/gpio/gpio.h>
  7. #include <dt-bindings/interrupt-controller/irq.h>
  8. / {
  9. model = "LogicPD i.MX31 Lite";
  10. compatible = "logicpd,imx31-lite", "fsl,imx31";
  11. chosen {
  12. stdout-path = &uart1;
  13. };
  14. memory@80000000 {
  15. device_type = "memory";
  16. reg = <0x80000000 0x8000000>;
  17. };
  18. leds {
  19. compatible = "gpio-leds";
  20. led0 {
  21. gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
  22. };
  23. led1 {
  24. gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;
  25. };
  26. };
  27. };
  28. &ata {
  29. status = "okay";
  30. };
  31. &nfc {
  32. nand-bus-width = <8>;
  33. nand-ecc-mode = "hw";
  34. nand-on-flash-bbt;
  35. status = "okay";
  36. };
  37. &sdhci1 {
  38. bus-width = <4>;
  39. cd-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
  40. wp-gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
  41. status = "okay";
  42. };
  43. &spi2 {
  44. status = "okay";
  45. pmic@0 {
  46. compatible = "fsl,mc13783";
  47. reg = <0>;
  48. spi-cs-high;
  49. spi-max-frequency = <1000000>;
  50. interrupt-parent = <&gpio1>;
  51. interrupts = <3 IRQ_TYPE_EDGE_RISING>;
  52. fsl,mc13xxx-uses-adc;
  53. fsl,mc13xxx-uses-rtc;
  54. regulators {
  55. sw1a { /* QVCC */
  56. regulator-min-microvolt = <1200000>;
  57. regulator-max-microvolt = <1500000>;
  58. regulator-always-on;
  59. regulator-boot-on;
  60. };
  61. sw1b { /* QVCC */
  62. regulator-min-microvolt = <1200000>;
  63. regulator-max-microvolt = <1500000>;
  64. regulator-always-on;
  65. regulator-boot-on;
  66. };
  67. sw2a { /* 1.8V_DDR, NVCC2, NVCC21 and NVCC22 */
  68. regulator-min-microvolt = <1800000>;
  69. regulator-max-microvolt = <1800000>;
  70. regulator-always-on;
  71. regulator-boot-on;
  72. };
  73. sw2b { /* NVCC10 */
  74. regulator-min-microvolt = <1800000>;
  75. regulator-max-microvolt = <1800000>;
  76. regulator-always-on;
  77. regulator-boot-on;
  78. };
  79. violo { /* NVCC1 and NVCC7 */
  80. regulator-min-microvolt = <1800000>;
  81. regulator-max-microvolt = <1800000>;
  82. regulator-always-on;
  83. regulator-boot-on;
  84. };
  85. viohi { /* VIOHI */
  86. regulator-min-microvolt = <2775000>;
  87. regulator-max-microvolt = <2775000>;
  88. regulator-always-on;
  89. regulator-boot-on;
  90. };
  91. vaudio { /* VAUDIO */
  92. regulator-min-microvolt = <2775000>;
  93. regulator-max-microvolt = <2775000>;
  94. };
  95. vcam { /* NVCC4 */
  96. regulator-min-microvolt = <2800000>;
  97. regulator-max-microvolt = <2800000>;
  98. };
  99. vgen { /* NVCC5 / NVCC8 and NVCC6 / NVCC9 */
  100. regulator-min-microvolt = <2775000>;
  101. regulator-max-microvolt = <2775000>;
  102. regulator-always-on;
  103. regulator-boot-on;
  104. };
  105. vmmc2 { /* NVCC3 */
  106. regulator-min-microvolt = <1600000>;
  107. regulator-max-microvolt = <3000000>;
  108. regulator-always-on;
  109. regulator-boot-on;
  110. };
  111. };
  112. };
  113. };
  114. &uart1 {
  115. uart-has-rtscts;
  116. status = "okay";
  117. };
  118. /* Routed to the extension board */
  119. &uart2 {
  120. uart-has-rtscts;
  121. status = "okay";
  122. };
  123. /* Routed to the extension board */
  124. &uart3 {
  125. uart-has-rtscts;
  126. status = "okay";
  127. };
  128. &weim {
  129. status = "okay";
  130. nor@0,0 {
  131. compatible = "cfi-flash";
  132. reg = <0 0x0 0x200000>;
  133. bank-width = <2>;
  134. linux,mtd-name = "physmap-flash.0";
  135. fsl,weim-cs-timing = <0x0000cf03 0xa0330d01 0x00220800>;
  136. };
  137. ethernet@4,0 {
  138. compatible = "smsc,lan9117", "smsc,lan9115";
  139. reg = <4 0x0 0x100>;
  140. interrupt-parent = <&gpio1>;
  141. interrupts = <26 IRQ_TYPE_EDGE_FALLING>;
  142. phy-mode = "mii";
  143. reg-io-width = <2>;
  144. smsc,irq-push-pull;
  145. fsl,weim-cs-timing = <0x00008701 0x04000541 0x00010000>;
  146. };
  147. };