imx25-karo-tx25.dts 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright 2012 Sascha Hauer, Pengutronix
  4. */
  5. /dts-v1/;
  6. #include "imx25.dtsi"
  7. / {
  8. model = "Ka-Ro TX25";
  9. compatible = "karo,imx25-tx25", "fsl,imx25";
  10. chosen {
  11. stdout-path = &uart1;
  12. };
  13. regulators {
  14. compatible = "simple-bus";
  15. #address-cells = <1>;
  16. #size-cells = <0>;
  17. reg_fec_phy: regulator@0 {
  18. compatible = "regulator-fixed";
  19. reg = <0>;
  20. regulator-name = "fec-phy";
  21. regulator-min-microvolt = <3300000>;
  22. regulator-max-microvolt = <3300000>;
  23. gpio = <&gpio4 9 0>;
  24. enable-active-high;
  25. };
  26. };
  27. memory@80000000 {
  28. device_type = "memory";
  29. reg = <0x80000000 0x02000000 0x90000000 0x02000000>;
  30. };
  31. };
  32. &iomuxc {
  33. pinctrl_uart1: uart1grp {
  34. fsl,pins = <
  35. MX25_PAD_UART1_TXD__UART1_TXD 0x80000000
  36. MX25_PAD_UART1_RXD__UART1_RXD 0x80000000
  37. MX25_PAD_UART1_CTS__UART1_CTS 0x80000000
  38. MX25_PAD_UART1_RTS__UART1_RTS 0x80000000
  39. >;
  40. };
  41. pinctrl_fec: fecgrp {
  42. fsl,pins = <
  43. MX25_PAD_D11__GPIO_4_9 0x80000000 /* FEC PHY power on pin */
  44. MX25_PAD_D13__GPIO_4_7 0x80000000 /* FEC reset */
  45. MX25_PAD_FEC_MDC__FEC_MDC 0x80000000
  46. MX25_PAD_FEC_MDIO__FEC_MDIO 0x80000000
  47. MX25_PAD_FEC_TDATA0__FEC_TDATA0 0x80000000
  48. MX25_PAD_FEC_TDATA1__FEC_TDATA1 0x80000000
  49. MX25_PAD_FEC_TX_EN__FEC_TX_EN 0x80000000
  50. MX25_PAD_FEC_RDATA0__FEC_RDATA0 0x80000000
  51. MX25_PAD_FEC_RDATA1__FEC_RDATA1 0x80000000
  52. MX25_PAD_FEC_RX_DV__FEC_RX_DV 0x80000000
  53. MX25_PAD_FEC_TX_CLK__FEC_TX_CLK 0x80000000
  54. >;
  55. };
  56. pinctrl_nfc: nfcgrp {
  57. fsl,pins = <
  58. MX25_PAD_NF_CE0__NF_CE0 0x80000000
  59. MX25_PAD_NFWE_B__NFWE_B 0x80000000
  60. MX25_PAD_NFRE_B__NFRE_B 0x80000000
  61. MX25_PAD_NFALE__NFALE 0x80000000
  62. MX25_PAD_NFCLE__NFCLE 0x80000000
  63. MX25_PAD_NFWP_B__NFWP_B 0x80000000
  64. MX25_PAD_NFRB__NFRB 0x80000000
  65. MX25_PAD_D7__D7 0x80000000
  66. MX25_PAD_D6__D6 0x80000000
  67. MX25_PAD_D5__D5 0x80000000
  68. MX25_PAD_D4__D4 0x80000000
  69. MX25_PAD_D3__D3 0x80000000
  70. MX25_PAD_D2__D2 0x80000000
  71. MX25_PAD_D1__D1 0x80000000
  72. MX25_PAD_D0__D0 0x80000000
  73. >;
  74. };
  75. };
  76. &uart1 {
  77. pinctrl-names = "default";
  78. pinctrl-0 = <&pinctrl_uart1>;
  79. status = "okay";
  80. };
  81. &fec {
  82. pinctrl-names = "default";
  83. pinctrl-0 = <&pinctrl_fec>;
  84. phy-reset-gpios = <&gpio3 7 GPIO_ACTIVE_LOW>;
  85. phy-mode = "rmii";
  86. phy-supply = <&reg_fec_phy>;
  87. status = "okay";
  88. };
  89. &nfc {
  90. pinctrl-names = "default";
  91. pinctrl-0 = <&pinctrl_nfc>;
  92. nand-on-flash-bbt;
  93. nand-ecc-mode = "hw";
  94. nand-bus-width = <8>;
  95. status = "okay";
  96. };