exynos5422-odroidxu3-common.dtsi 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Hardkernel Odroid XU3/XU3-Lite/XU4 boards common device tree source
  4. *
  5. * Copyright (c) 2013 Samsung Electronics Co., Ltd.
  6. * http://www.samsung.com
  7. * Copyright (c) 2014 Collabora Ltd.
  8. * Copyright (c) 2015 Lukasz Majewski <[email protected]>
  9. * Anand Moon <[email protected]>
  10. */
  11. #include <dt-bindings/input/input.h>
  12. #include "exynos5422-odroid-core.dtsi"
  13. / {
  14. gpio-keys {
  15. compatible = "gpio-keys";
  16. pinctrl-names = "default";
  17. pinctrl-0 = <&power_key>;
  18. power-key {
  19. /*
  20. * The power button (SW2) is connected to the PWRON
  21. * pin (active high) of the S2MPS11 PMIC, which acts
  22. * as a 16ms debouce filter and signal inverter with
  23. * output on ONOB pin (active low). ONOB PMIC pin is
  24. * then connected to XEINT3 SoC pin.
  25. */
  26. gpios = <&gpx0 3 GPIO_ACTIVE_LOW>;
  27. linux,code = <KEY_POWER>;
  28. label = "power key";
  29. debounce-interval = <0>;
  30. wakeup-source;
  31. };
  32. };
  33. emmc_pwrseq: pwrseq {
  34. pinctrl-0 = <&emmc_nrst_pin>;
  35. pinctrl-names = "default";
  36. compatible = "mmc-pwrseq-emmc";
  37. reset-gpios = <&gpd1 0 GPIO_ACTIVE_LOW>;
  38. };
  39. fan0: pwm-fan {
  40. compatible = "pwm-fan";
  41. pwms = <&pwm 0 20972 0>;
  42. #cooling-cells = <2>;
  43. cooling-levels = <0 130 170 230>;
  44. };
  45. thermal-zones {
  46. cpu0_thermal: cpu0-thermal {
  47. thermal-sensors = <&tmu_cpu0>;
  48. polling-delay-passive = <250>;
  49. polling-delay = <0>;
  50. trips {
  51. cpu0_alert0: cpu-alert-0 {
  52. temperature = <50000>; /* millicelsius */
  53. hysteresis = <5000>; /* millicelsius */
  54. type = "active";
  55. };
  56. cpu0_alert1: cpu-alert-1 {
  57. temperature = <60000>; /* millicelsius */
  58. hysteresis = <5000>; /* millicelsius */
  59. type = "active";
  60. };
  61. cpu0_alert2: cpu-alert-2 {
  62. temperature = <70000>; /* millicelsius */
  63. hysteresis = <5000>; /* millicelsius */
  64. type = "active";
  65. };
  66. cpu0_crit0: cpu-crit-0 {
  67. temperature = <120000>; /* millicelsius */
  68. hysteresis = <0>; /* millicelsius */
  69. type = "critical";
  70. };
  71. /*
  72. * Exynos542x supports only 4 trip-points
  73. * so for these polling mode is required.
  74. * Start polling at temperature level of last
  75. * interrupt-driven trip: cpu0_alert2
  76. */
  77. cpu0_alert3: cpu-alert-3 {
  78. temperature = <70000>; /* millicelsius */
  79. hysteresis = <10000>; /* millicelsius */
  80. type = "passive";
  81. };
  82. cpu0_alert4: cpu-alert-4 {
  83. temperature = <85000>; /* millicelsius */
  84. hysteresis = <10000>; /* millicelsius */
  85. type = "passive";
  86. };
  87. };
  88. cooling-maps {
  89. map0 {
  90. trip = <&cpu0_alert0>;
  91. cooling-device = <&fan0 0 1>;
  92. };
  93. map1 {
  94. trip = <&cpu0_alert1>;
  95. cooling-device = <&fan0 1 2>;
  96. };
  97. map2 {
  98. trip = <&cpu0_alert2>;
  99. cooling-device = <&fan0 2 3>;
  100. };
  101. /*
  102. * When reaching cpu0_alert3, reduce CPU
  103. * by 2 steps. On Exynos5422/5800 that would
  104. * (usually) be: 1800 MHz and 1200 MHz.
  105. */
  106. map3 {
  107. trip = <&cpu0_alert3>;
  108. cooling-device = <&cpu0 0 2>,
  109. <&cpu1 0 2>,
  110. <&cpu2 0 2>,
  111. <&cpu3 0 2>,
  112. <&cpu4 0 2>,
  113. <&cpu5 0 2>,
  114. <&cpu6 0 2>,
  115. <&cpu7 0 2>;
  116. };
  117. /*
  118. * When reaching cpu0_alert4, reduce CPU
  119. * further, down to 600 MHz (14 steps for big,
  120. * 8 steps for LITTLE).
  121. */
  122. cpu0_cooling_map4: map4 {
  123. trip = <&cpu0_alert4>;
  124. cooling-device = <&cpu0 3 8>,
  125. <&cpu1 3 8>,
  126. <&cpu2 3 8>,
  127. <&cpu3 3 8>,
  128. <&cpu4 3 14>,
  129. <&cpu5 3 14>,
  130. <&cpu6 3 14>,
  131. <&cpu7 3 14>;
  132. };
  133. };
  134. };
  135. cpu1_thermal: cpu1-thermal {
  136. thermal-sensors = <&tmu_cpu1>;
  137. polling-delay-passive = <250>;
  138. polling-delay = <0>;
  139. trips {
  140. cpu1_alert0: cpu-alert-0 {
  141. temperature = <50000>;
  142. hysteresis = <5000>;
  143. type = "active";
  144. };
  145. cpu1_alert1: cpu-alert-1 {
  146. temperature = <60000>;
  147. hysteresis = <5000>;
  148. type = "active";
  149. };
  150. cpu1_alert2: cpu-alert-2 {
  151. temperature = <70000>;
  152. hysteresis = <5000>;
  153. type = "active";
  154. };
  155. cpu1_crit0: cpu-crit-0 {
  156. temperature = <120000>;
  157. hysteresis = <0>;
  158. type = "critical";
  159. };
  160. cpu1_alert3: cpu-alert-3 {
  161. temperature = <70000>;
  162. hysteresis = <10000>;
  163. type = "passive";
  164. };
  165. cpu1_alert4: cpu-alert-4 {
  166. temperature = <85000>;
  167. hysteresis = <10000>;
  168. type = "passive";
  169. };
  170. };
  171. cooling-maps {
  172. map0 {
  173. trip = <&cpu1_alert0>;
  174. cooling-device = <&fan0 0 1>;
  175. };
  176. map1 {
  177. trip = <&cpu1_alert1>;
  178. cooling-device = <&fan0 1 2>;
  179. };
  180. map2 {
  181. trip = <&cpu1_alert2>;
  182. cooling-device = <&fan0 2 3>;
  183. };
  184. map3 {
  185. trip = <&cpu1_alert3>;
  186. cooling-device = <&cpu0 0 2>,
  187. <&cpu1 0 2>,
  188. <&cpu2 0 2>,
  189. <&cpu3 0 2>,
  190. <&cpu4 0 2>,
  191. <&cpu5 0 2>,
  192. <&cpu6 0 2>,
  193. <&cpu7 0 2>;
  194. };
  195. cpu1_cooling_map4: map4 {
  196. trip = <&cpu1_alert4>;
  197. cooling-device = <&cpu0 3 8>,
  198. <&cpu1 3 8>,
  199. <&cpu2 3 8>,
  200. <&cpu3 3 8>,
  201. <&cpu4 3 14>,
  202. <&cpu5 3 14>,
  203. <&cpu6 3 14>,
  204. <&cpu7 3 14>;
  205. };
  206. };
  207. };
  208. cpu2_thermal: cpu2-thermal {
  209. thermal-sensors = <&tmu_cpu2>;
  210. polling-delay-passive = <250>;
  211. polling-delay = <0>;
  212. trips {
  213. cpu2_alert0: cpu-alert-0 {
  214. temperature = <50000>;
  215. hysteresis = <5000>;
  216. type = "active";
  217. };
  218. cpu2_alert1: cpu-alert-1 {
  219. temperature = <60000>;
  220. hysteresis = <5000>;
  221. type = "active";
  222. };
  223. cpu2_alert2: cpu-alert-2 {
  224. temperature = <70000>;
  225. hysteresis = <5000>;
  226. type = "active";
  227. };
  228. cpu2_crit0: cpu-crit-0 {
  229. temperature = <120000>;
  230. hysteresis = <0>;
  231. type = "critical";
  232. };
  233. cpu2_alert3: cpu-alert-3 {
  234. temperature = <70000>;
  235. hysteresis = <10000>;
  236. type = "passive";
  237. };
  238. cpu2_alert4: cpu-alert-4 {
  239. temperature = <85000>;
  240. hysteresis = <10000>;
  241. type = "passive";
  242. };
  243. };
  244. cooling-maps {
  245. map0 {
  246. trip = <&cpu2_alert0>;
  247. cooling-device = <&fan0 0 1>;
  248. };
  249. map1 {
  250. trip = <&cpu2_alert1>;
  251. cooling-device = <&fan0 1 2>;
  252. };
  253. map2 {
  254. trip = <&cpu2_alert2>;
  255. cooling-device = <&fan0 2 3>;
  256. };
  257. map3 {
  258. trip = <&cpu2_alert3>;
  259. cooling-device = <&cpu0 0 2>,
  260. <&cpu1 0 2>,
  261. <&cpu2 0 2>,
  262. <&cpu3 0 2>,
  263. <&cpu4 0 2>,
  264. <&cpu5 0 2>,
  265. <&cpu6 0 2>,
  266. <&cpu7 0 2>;
  267. };
  268. cpu2_cooling_map4: map4 {
  269. trip = <&cpu2_alert4>;
  270. cooling-device = <&cpu0 3 8>,
  271. <&cpu1 3 8>,
  272. <&cpu2 3 8>,
  273. <&cpu3 3 8>,
  274. <&cpu4 3 14>,
  275. <&cpu5 3 14>,
  276. <&cpu6 3 14>,
  277. <&cpu7 3 14>;
  278. };
  279. };
  280. };
  281. cpu3_thermal: cpu3-thermal {
  282. thermal-sensors = <&tmu_cpu3>;
  283. polling-delay-passive = <250>;
  284. polling-delay = <0>;
  285. trips {
  286. cpu3_alert0: cpu-alert-0 {
  287. temperature = <50000>;
  288. hysteresis = <5000>;
  289. type = "active";
  290. };
  291. cpu3_alert1: cpu-alert-1 {
  292. temperature = <60000>;
  293. hysteresis = <5000>;
  294. type = "active";
  295. };
  296. cpu3_alert2: cpu-alert-2 {
  297. temperature = <70000>;
  298. hysteresis = <5000>;
  299. type = "active";
  300. };
  301. cpu3_crit0: cpu-crit-0 {
  302. temperature = <120000>;
  303. hysteresis = <0>;
  304. type = "critical";
  305. };
  306. cpu3_alert3: cpu-alert-3 {
  307. temperature = <70000>;
  308. hysteresis = <10000>;
  309. type = "passive";
  310. };
  311. cpu3_alert4: cpu-alert-4 {
  312. temperature = <85000>;
  313. hysteresis = <10000>;
  314. type = "passive";
  315. };
  316. };
  317. cooling-maps {
  318. map0 {
  319. trip = <&cpu3_alert0>;
  320. cooling-device = <&fan0 0 1>;
  321. };
  322. map1 {
  323. trip = <&cpu3_alert1>;
  324. cooling-device = <&fan0 1 2>;
  325. };
  326. map2 {
  327. trip = <&cpu3_alert2>;
  328. cooling-device = <&fan0 2 3>;
  329. };
  330. map3 {
  331. trip = <&cpu3_alert3>;
  332. cooling-device = <&cpu0 0 2>,
  333. <&cpu1 0 2>,
  334. <&cpu2 0 2>,
  335. <&cpu3 0 2>,
  336. <&cpu4 0 2>,
  337. <&cpu5 0 2>,
  338. <&cpu6 0 2>,
  339. <&cpu7 0 2>;
  340. };
  341. cpu3_cooling_map4: map4 {
  342. trip = <&cpu3_alert4>;
  343. cooling-device = <&cpu0 3 8>,
  344. <&cpu1 3 8>,
  345. <&cpu2 3 8>,
  346. <&cpu3 3 8>,
  347. <&cpu4 3 14>,
  348. <&cpu5 3 14>,
  349. <&cpu6 3 14>,
  350. <&cpu7 3 14>;
  351. };
  352. };
  353. };
  354. gpu_thermal: gpu-thermal {
  355. thermal-sensors = <&tmu_gpu>;
  356. polling-delay-passive = <250>;
  357. polling-delay = <0>;
  358. trips {
  359. gpu_alert0: gpu-alert-0 {
  360. temperature = <50000>;
  361. hysteresis = <5000>;
  362. type = "active";
  363. };
  364. gpu_alert1: gpu-alert-1 {
  365. temperature = <60000>;
  366. hysteresis = <5000>;
  367. type = "active";
  368. };
  369. gpu_alert2: gpu-alert-2 {
  370. temperature = <70000>;
  371. hysteresis = <5000>;
  372. type = "active";
  373. };
  374. gpu_crit0: gpu-crit-0 {
  375. temperature = <120000>;
  376. hysteresis = <0>;
  377. type = "critical";
  378. };
  379. gpu_alert3: gpu-alert-3 {
  380. temperature = <70000>;
  381. hysteresis = <10000>;
  382. type = "passive";
  383. };
  384. gpu_alert4: gpu-alert-4 {
  385. temperature = <85000>;
  386. hysteresis = <10000>;
  387. type = "passive";
  388. };
  389. };
  390. cooling-maps {
  391. map0 {
  392. trip = <&gpu_alert0>;
  393. cooling-device = <&fan0 0 1>;
  394. };
  395. map1 {
  396. trip = <&gpu_alert1>;
  397. cooling-device = <&fan0 1 2>;
  398. };
  399. map2 {
  400. trip = <&gpu_alert2>;
  401. cooling-device = <&fan0 2 3>;
  402. };
  403. map3 {
  404. trip = <&gpu_alert3>;
  405. cooling-device = <&gpu 0 2>;
  406. };
  407. map4 {
  408. trip = <&gpu_alert4>;
  409. cooling-device = <&gpu 3 6>;
  410. };
  411. };
  412. };
  413. };
  414. };
  415. &buck10_reg {
  416. /* Supplies vmmc-supply of mmc_0 */
  417. regulator-always-on;
  418. regulator-boot-on;
  419. };
  420. &hdmi {
  421. status = "okay";
  422. ddc = <&i2c_2>;
  423. hpd-gpios = <&gpx3 7 GPIO_ACTIVE_HIGH>;
  424. pinctrl-names = "default";
  425. pinctrl-0 = <&hdmi_hpd_irq>;
  426. vdd_osc-supply = <&ldo7_reg>;
  427. vdd_pll-supply = <&ldo6_reg>;
  428. vdd-supply = <&ldo6_reg>;
  429. };
  430. &hdmicec {
  431. status = "okay";
  432. needs-hpd;
  433. };
  434. &i2c_2 {
  435. samsung,i2c-sda-delay = <100>;
  436. samsung,i2c-max-bus-freq = <66000>;
  437. /* used by HDMI DDC */
  438. status = "okay";
  439. };
  440. &ldo26_reg {
  441. regulator-min-microvolt = <3000000>;
  442. regulator-max-microvolt = <3000000>;
  443. regulator-always-on;
  444. };
  445. &mixer {
  446. status = "okay";
  447. };
  448. &mmc_0 {
  449. status = "okay";
  450. mmc-pwrseq = <&emmc_pwrseq>;
  451. card-detect-delay = <200>;
  452. samsung,dw-mshc-ciu-div = <3>;
  453. samsung,dw-mshc-sdr-timing = <0 4>;
  454. samsung,dw-mshc-ddr-timing = <0 2>;
  455. samsung,dw-mshc-hs400-timing = <0 2>;
  456. samsung,read-strobe-delay = <90>;
  457. pinctrl-names = "default";
  458. pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4 &sd0_bus8 &sd0_cd &sd0_rclk>;
  459. bus-width = <8>;
  460. cap-mmc-highspeed;
  461. mmc-hs200-1_8v;
  462. mmc-hs400-1_8v;
  463. max-frequency = <200000000>;
  464. vmmc-supply = <&ldo18_reg>;
  465. vqmmc-supply = <&ldo3_reg>;
  466. };
  467. &pinctrl_0 {
  468. power_key: power-key-pins {
  469. samsung,pins = "gpx0-3";
  470. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  471. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  472. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  473. };
  474. hdmi_hpd_irq: hdmi-hpd-irq-pins {
  475. samsung,pins = "gpx3-7";
  476. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  477. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  478. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  479. };
  480. };
  481. &pinctrl_1 {
  482. emmc_nrst_pin: emmc-nrst-pins {
  483. samsung,pins = "gpd1-0";
  484. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  485. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  486. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  487. };
  488. };