exynos5410-smdk5410.dts 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Samsung SMDK5410 board device tree source
  4. *
  5. * Copyright (c) 2013 Samsung Electronics Co., Ltd.
  6. * http://www.samsung.com
  7. */
  8. /dts-v1/;
  9. #include "exynos5410.dtsi"
  10. #include <dt-bindings/interrupt-controller/irq.h>
  11. / {
  12. model = "Samsung SMDK5410 board based on Exynos5410";
  13. compatible = "samsung,smdk5410", "samsung,exynos5410", "samsung,exynos5";
  14. memory@40000000 {
  15. device_type = "memory";
  16. reg = <0x40000000 0x80000000>;
  17. };
  18. chosen {
  19. stdout-path = "serial2:115200n8";
  20. };
  21. fin_pll: xxti {
  22. compatible = "fixed-clock";
  23. clock-frequency = <24000000>;
  24. clock-output-names = "fin_pll";
  25. #clock-cells = <0>;
  26. };
  27. pmic_ap_clk: pmic-ap-clk {
  28. /* Workaround for missing PMIC and its clock */
  29. compatible = "fixed-clock";
  30. #clock-cells = <0>;
  31. clock-frequency = <32768>;
  32. };
  33. firmware@2037000 {
  34. compatible = "samsung,secure-firmware";
  35. reg = <0x02037000 0x1000>;
  36. };
  37. vdd10_usb3: voltage-regulator-0 {
  38. compatible = "regulator-fixed";
  39. regulator-name = "VDD10_USB3";
  40. regulator-min-microvolt = <1000000>;
  41. regulator-max-microvolt = <1000000>;
  42. };
  43. vdd33_usb3: voltage-regulator-0 {
  44. compatible = "regulator-fixed";
  45. regulator-name = "VDD33_USB3";
  46. regulator-min-microvolt = <3300000>;
  47. regulator-max-microvolt = <3300000>;
  48. };
  49. };
  50. &mmc_0 {
  51. status = "okay";
  52. cap-mmc-highspeed;
  53. broken-cd;
  54. card-detect-delay = <200>;
  55. samsung,dw-mshc-ciu-div = <3>;
  56. samsung,dw-mshc-sdr-timing = <2 3>;
  57. samsung,dw-mshc-ddr-timing = <1 2>;
  58. bus-width = <8>;
  59. };
  60. &mmc_2 {
  61. status = "okay";
  62. cap-sd-highspeed;
  63. card-detect-delay = <200>;
  64. samsung,dw-mshc-ciu-div = <3>;
  65. samsung,dw-mshc-sdr-timing = <2 3>;
  66. samsung,dw-mshc-ddr-timing = <1 2>;
  67. bus-width = <4>;
  68. disable-wp;
  69. };
  70. &pinctrl_0 {
  71. srom_ctl: srom-ctl-pins {
  72. samsung,pins = "gpy0-3", "gpy0-4", "gpy0-5",
  73. "gpy1-0", "gpy1-1", "gpy1-2", "gpy1-3";
  74. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  75. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  76. };
  77. srom_ebi: srom-ebi-pins {
  78. samsung,pins = "gpy3-0", "gpy3-1", "gpy3-2", "gpy3-3",
  79. "gpy3-4", "gpy3-5", "gpy3-6", "gpy3-7",
  80. "gpy5-0", "gpy5-1", "gpy5-2", "gpy5-3",
  81. "gpy5-4", "gpy5-5", "gpy5-6", "gpy5-7",
  82. "gpy6-0", "gpy6-1", "gpy6-2", "gpy6-3",
  83. "gpy6-4", "gpy6-5", "gpy6-6", "gpy6-7";
  84. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  85. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  86. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  87. };
  88. };
  89. &rtc {
  90. clocks = <&clock CLK_RTC>, <&pmic_ap_clk>;
  91. clock-names = "rtc", "rtc_src";
  92. };
  93. &sromc {
  94. pinctrl-names = "default";
  95. pinctrl-0 = <&srom_ctl>, <&srom_ebi>;
  96. ethernet@3,0 {
  97. compatible = "smsc,lan9115";
  98. reg = <3 0 0x10000>;
  99. phy-mode = "mii";
  100. interrupt-parent = <&gpx0>;
  101. interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
  102. reg-io-width = <2>;
  103. smsc,irq-push-pull;
  104. smsc,force-internal-phy;
  105. samsung,srom-page-mode;
  106. samsung,srom-timing = <9 12 1 9 1 1>;
  107. };
  108. };
  109. &serial_0 {
  110. status = "okay";
  111. };
  112. &serial_1 {
  113. status = "okay";
  114. };
  115. &serial_2 {
  116. status = "okay";
  117. };
  118. &usbdrd3_0 {
  119. vdd10-supply = <&vdd10_usb3>;
  120. vdd33-supply = <&vdd33_usb3>;
  121. };
  122. &usbdrd3_1 {
  123. vdd10-supply = <&vdd10_usb3>;
  124. vdd33-supply = <&vdd33_usb3>;
  125. };