exynos5410-pinctrl.dtsi 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Exynos5410 SoC pin-mux and pin-config device tree source
  4. *
  5. * Copyright (c) 2013 Hardkernel Co., Ltd.
  6. * https://www.hardkernel.com
  7. */
  8. #include "exynos-pinctrl.h"
  9. &pinctrl_0 {
  10. gpa0: gpa0-gpio-bank {
  11. gpio-controller;
  12. #gpio-cells = <2>;
  13. interrupt-controller;
  14. #interrupt-cells = <2>;
  15. };
  16. gpa1: gpa1-gpio-bank {
  17. gpio-controller;
  18. #gpio-cells = <2>;
  19. interrupt-controller;
  20. #interrupt-cells = <2>;
  21. };
  22. gpa2: gpa2-gpio-bank {
  23. gpio-controller;
  24. #gpio-cells = <2>;
  25. interrupt-controller;
  26. #interrupt-cells = <2>;
  27. };
  28. gpb0: gpb0-gpio-bank {
  29. gpio-controller;
  30. #gpio-cells = <2>;
  31. interrupt-controller;
  32. #interrupt-cells = <2>;
  33. };
  34. gpb1: gpb1-gpio-bank {
  35. gpio-controller;
  36. #gpio-cells = <2>;
  37. interrupt-controller;
  38. #interrupt-cells = <2>;
  39. };
  40. gpb2: gpb2-gpio-bank {
  41. gpio-controller;
  42. #gpio-cells = <2>;
  43. interrupt-controller;
  44. #interrupt-cells = <2>;
  45. };
  46. gpb3: gpb3-gpio-bank {
  47. gpio-controller;
  48. #gpio-cells = <2>;
  49. interrupt-controller;
  50. #interrupt-cells = <2>;
  51. };
  52. gpc0: gpc0-gpio-bank {
  53. gpio-controller;
  54. #gpio-cells = <2>;
  55. interrupt-controller;
  56. #interrupt-cells = <2>;
  57. };
  58. gpc3: gpc3-gpio-bank {
  59. gpio-controller;
  60. #gpio-cells = <2>;
  61. interrupt-controller;
  62. #interrupt-cells = <2>;
  63. };
  64. gpc1: gpc1-gpio-bank {
  65. gpio-controller;
  66. #gpio-cells = <2>;
  67. interrupt-controller;
  68. #interrupt-cells = <2>;
  69. };
  70. gpc2: gpc2-gpio-bank {
  71. gpio-controller;
  72. #gpio-cells = <2>;
  73. interrupt-controller;
  74. #interrupt-cells = <2>;
  75. };
  76. gpm5: gpm5-gpio-bank {
  77. gpio-controller;
  78. #gpio-cells = <2>;
  79. };
  80. gpd1: gpd1-gpio-bank {
  81. gpio-controller;
  82. #gpio-cells = <2>;
  83. interrupt-controller;
  84. #interrupt-cells = <2>;
  85. };
  86. gpe0: gpe0-gpio-bank {
  87. gpio-controller;
  88. #gpio-cells = <2>;
  89. interrupt-controller;
  90. #interrupt-cells = <2>;
  91. };
  92. gpe1: gpe1-gpio-bank {
  93. gpio-controller;
  94. #gpio-cells = <2>;
  95. interrupt-controller;
  96. #interrupt-cells = <2>;
  97. };
  98. gpf0: gpf0-gpio-bank {
  99. gpio-controller;
  100. #gpio-cells = <2>;
  101. interrupt-controller;
  102. #interrupt-cells = <2>;
  103. };
  104. gpf1: gpf1-gpio-bank {
  105. gpio-controller;
  106. #gpio-cells = <2>;
  107. interrupt-controller;
  108. #interrupt-cells = <2>;
  109. };
  110. gpg0: gpg0-gpio-bank {
  111. gpio-controller;
  112. #gpio-cells = <2>;
  113. interrupt-controller;
  114. #interrupt-cells = <2>;
  115. };
  116. gpg1: gpg1-gpio-bank {
  117. gpio-controller;
  118. #gpio-cells = <2>;
  119. interrupt-controller;
  120. #interrupt-cells = <2>;
  121. };
  122. gpg2: gpg2-gpio-bank {
  123. gpio-controller;
  124. #gpio-cells = <2>;
  125. interrupt-controller;
  126. #interrupt-cells = <2>;
  127. };
  128. gph0: gph0-gpio-bank {
  129. gpio-controller;
  130. #gpio-cells = <2>;
  131. interrupt-controller;
  132. #interrupt-cells = <2>;
  133. };
  134. gph1: gph1-gpio-bank {
  135. gpio-controller;
  136. #gpio-cells = <2>;
  137. interrupt-controller;
  138. #interrupt-cells = <2>;
  139. };
  140. gpm7: gpm7-gpio-bank {
  141. gpio-controller;
  142. #gpio-cells = <2>;
  143. };
  144. gpy0: gpy0-gpio-bank {
  145. gpio-controller;
  146. #gpio-cells = <2>;
  147. };
  148. gpy1: gpy1-gpio-bank {
  149. gpio-controller;
  150. #gpio-cells = <2>;
  151. };
  152. gpy2: gpy2-gpio-bank {
  153. gpio-controller;
  154. #gpio-cells = <2>;
  155. };
  156. gpy3: gpy3-gpio-bank {
  157. gpio-controller;
  158. #gpio-cells = <2>;
  159. };
  160. gpy4: gpy4-gpio-bank {
  161. gpio-controller;
  162. #gpio-cells = <2>;
  163. };
  164. gpy5: gpy5-gpio-bank {
  165. gpio-controller;
  166. #gpio-cells = <2>;
  167. };
  168. gpy6: gpy6-gpio-bank {
  169. gpio-controller;
  170. #gpio-cells = <2>;
  171. };
  172. gpy7: gpy7-gpio-bank {
  173. gpio-controller;
  174. #gpio-cells = <2>;
  175. };
  176. gpx0: gpx0-gpio-bank {
  177. gpio-controller;
  178. #gpio-cells = <2>;
  179. interrupt-controller;
  180. interrupt-parent = <&combiner>;
  181. #interrupt-cells = <2>;
  182. interrupts = <23 0>,
  183. <24 0>,
  184. <25 0>,
  185. <25 1>,
  186. <26 0>,
  187. <26 1>,
  188. <27 0>,
  189. <27 1>;
  190. };
  191. gpx1: gpx1-gpio-bank {
  192. gpio-controller;
  193. #gpio-cells = <2>;
  194. interrupt-controller;
  195. interrupt-parent = <&combiner>;
  196. #interrupt-cells = <2>;
  197. interrupts = <28 0>,
  198. <28 1>,
  199. <29 0>,
  200. <29 1>,
  201. <30 0>,
  202. <30 1>,
  203. <31 0>,
  204. <31 1>;
  205. };
  206. gpx2: gpx2-gpio-bank {
  207. gpio-controller;
  208. #gpio-cells = <2>;
  209. interrupt-controller;
  210. #interrupt-cells = <2>;
  211. };
  212. gpx3: gpx3-gpio-bank {
  213. gpio-controller;
  214. #gpio-cells = <2>;
  215. interrupt-controller;
  216. #interrupt-cells = <2>;
  217. };
  218. uart0_data: uart0-data-pins {
  219. samsung,pins = "gpa0-0", "gpa0-1";
  220. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  221. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  222. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  223. };
  224. uart0_fctl: uart0-fctl-pins {
  225. samsung,pins = "gpa0-2", "gpa0-3";
  226. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  227. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  228. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  229. };
  230. uart1_data: uart1-data-pins {
  231. samsung,pins = "gpa0-4", "gpa0-5";
  232. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  233. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  234. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  235. };
  236. uart1_fctl: uart1-fctl-pins {
  237. samsung,pins = "gpa0-6", "gpa0-7";
  238. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  239. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  240. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  241. };
  242. i2c2_bus: i2c2-bus-pins {
  243. samsung,pins = "gpa0-6", "gpa0-7";
  244. samsung,pin-function = <EXYNOS_PIN_FUNC_3>;
  245. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  246. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  247. };
  248. uart2_data: uart2-data-pins {
  249. samsung,pins = "gpa1-0", "gpa1-1";
  250. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  251. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  252. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  253. };
  254. uart2_fctl: uart2-fctl-pins {
  255. samsung,pins = "gpa1-2", "gpa1-3";
  256. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  257. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  258. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  259. };
  260. i2c3_bus: i2c3-bus-pins {
  261. samsung,pins = "gpa1-2", "gpa1-3";
  262. samsung,pin-function = <EXYNOS_PIN_FUNC_3>;
  263. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  264. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  265. };
  266. uart3_data: uart3-data-pins {
  267. samsung,pins = "gpa1-4", "gpa1-5";
  268. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  269. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  270. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  271. };
  272. i2c4_hs_bus: i2c4-hs-bus-pins {
  273. samsung,pins = "gpa2-0", "gpa2-1";
  274. samsung,pin-function = <EXYNOS_PIN_FUNC_3>;
  275. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  276. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  277. };
  278. i2c5_hs_bus: i2c5-hs-bus-pins {
  279. samsung,pins = "gpa2-2", "gpa2-3";
  280. samsung,pin-function = <EXYNOS_PIN_FUNC_3>;
  281. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  282. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  283. };
  284. i2c6_hs_bus: i2c6-hs-bus-pins {
  285. samsung,pins = "gpb1-3", "gpb1-4";
  286. samsung,pin-function = <EXYNOS_PIN_FUNC_4>;
  287. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  288. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  289. };
  290. pwm0_out: pwm0-out-pins {
  291. samsung,pins = "gpb2-0";
  292. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  293. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  294. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  295. };
  296. pwm1_out: pwm1-out-pins {
  297. samsung,pins = "gpb2-1";
  298. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  299. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  300. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  301. };
  302. pwm2_out: pwm2-out-pins {
  303. samsung,pins = "gpb2-2";
  304. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  305. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  306. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  307. };
  308. pwm3_out: pwm3-out-pins {
  309. samsung,pins = "gpb2-3";
  310. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  311. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  312. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  313. };
  314. i2c7_hs_bus: i2c7-hs-bus-pins {
  315. samsung,pins = "gpb2-2", "gpb2-3";
  316. samsung,pin-function = <EXYNOS_PIN_FUNC_3>;
  317. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  318. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  319. };
  320. i2c0_bus: i2c0-bus-pins {
  321. samsung,pins = "gpb3-0", "gpb3-1";
  322. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  323. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  324. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  325. };
  326. i2c1_bus: i2c1-bus-pins {
  327. samsung,pins = "gpb3-2", "gpb3-3";
  328. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  329. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  330. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  331. };
  332. sd0_clk: sd0-clk-pins {
  333. samsung,pins = "gpc0-0";
  334. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  335. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  336. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  337. };
  338. sd0_cmd: sd0-cmd-pins {
  339. samsung,pins = "gpc0-1";
  340. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  341. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  342. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  343. };
  344. sd0_cd: sd0-cd-pins {
  345. samsung,pins = "gpc0-2";
  346. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  347. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  348. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  349. };
  350. sd0_bus1: sd0-bus-width1-pins {
  351. samsung,pins = "gpc0-3";
  352. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  353. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  354. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  355. };
  356. sd0_bus4: sd0-bus-width4-pins {
  357. samsung,pins = "gpc0-4", "gpc0-5", "gpc0-6";
  358. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  359. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  360. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  361. };
  362. sd2_clk: sd2-clk-pins {
  363. samsung,pins = "gpc2-0";
  364. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  365. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  366. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  367. };
  368. sd2_cmd: sd2-cmd-pins {
  369. samsung,pins = "gpc2-1";
  370. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  371. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  372. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  373. };
  374. sd2_cd: sd2-cd-pins {
  375. samsung,pins = "gpc2-2";
  376. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  377. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  378. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  379. };
  380. sd2_bus1: sd2-bus-width1-pins {
  381. samsung,pins = "gpc2-3";
  382. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  383. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  384. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  385. };
  386. sd2_bus4: sd2-bus-width4-pins {
  387. samsung,pins = "gpc2-4", "gpc2-5", "gpc2-6";
  388. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  389. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  390. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  391. };
  392. sd0_bus8: sd0-bus-width8-pins {
  393. samsung,pins = "gpc3-0", "gpc3-1", "gpc3-2", "gpc3-3";
  394. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  395. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  396. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  397. };
  398. };
  399. &pinctrl_1 {
  400. gpj0: gpj0-gpio-bank {
  401. gpio-controller;
  402. #gpio-cells = <2>;
  403. interrupt-controller;
  404. #interrupt-cells = <2>;
  405. };
  406. gpj1: gpj1-gpio-bank {
  407. gpio-controller;
  408. #gpio-cells = <2>;
  409. interrupt-controller;
  410. #interrupt-cells = <2>;
  411. };
  412. gpj2: gpj2-gpio-bank {
  413. gpio-controller;
  414. #gpio-cells = <2>;
  415. interrupt-controller;
  416. #interrupt-cells = <2>;
  417. };
  418. gpj3: gpj3-gpio-bank {
  419. gpio-controller;
  420. #gpio-cells = <2>;
  421. interrupt-controller;
  422. #interrupt-cells = <2>;
  423. };
  424. gpj4: gpj4-gpio-bank {
  425. gpio-controller;
  426. #gpio-cells = <2>;
  427. interrupt-controller;
  428. #interrupt-cells = <2>;
  429. };
  430. gpk0: gpk0-gpio-bank {
  431. gpio-controller;
  432. #gpio-cells = <2>;
  433. interrupt-controller;
  434. #interrupt-cells = <2>;
  435. };
  436. gpk1: gpk1-gpio-bank {
  437. gpio-controller;
  438. #gpio-cells = <2>;
  439. interrupt-controller;
  440. #interrupt-cells = <2>;
  441. };
  442. gpk2: gpk2-gpio-bank {
  443. gpio-controller;
  444. #gpio-cells = <2>;
  445. interrupt-controller;
  446. #interrupt-cells = <2>;
  447. };
  448. gpk3: gpk3-gpio-bank {
  449. gpio-controller;
  450. #gpio-cells = <2>;
  451. interrupt-controller;
  452. #interrupt-cells = <2>;
  453. };
  454. usb3_1_oc: usb3-1-oc-pins {
  455. samsung,pins = "gpk2-4", "gpk2-5";
  456. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  457. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  458. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  459. };
  460. usb3_1_vbusctrl: usb3-1-vbusctrl-pins {
  461. samsung,pins = "gpk2-6", "gpk2-7";
  462. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  463. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  464. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  465. };
  466. usb3_0_oc: usb3-0-oc-pins {
  467. samsung,pins = "gpk3-0", "gpk3-1";
  468. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  469. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  470. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  471. };
  472. usb3_0_vbusctrl: usb3-0-vbusctrl-pins {
  473. samsung,pins = "gpk3-2", "gpk3-3";
  474. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  475. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  476. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  477. };
  478. };
  479. &pinctrl_2 {
  480. gpv0: gpv0-gpio-bank {
  481. gpio-controller;
  482. #gpio-cells = <2>;
  483. interrupt-controller;
  484. #interrupt-cells = <2>;
  485. };
  486. gpv1: gpv1-gpio-bank {
  487. gpio-controller;
  488. #gpio-cells = <2>;
  489. interrupt-controller;
  490. #interrupt-cells = <2>;
  491. };
  492. gpv2: gpv2-gpio-bank {
  493. gpio-controller;
  494. #gpio-cells = <2>;
  495. interrupt-controller;
  496. #interrupt-cells = <2>;
  497. };
  498. gpv3: gpv3-gpio-bank {
  499. gpio-controller;
  500. #gpio-cells = <2>;
  501. interrupt-controller;
  502. #interrupt-cells = <2>;
  503. };
  504. gpv4: gpv4-gpio-bank {
  505. gpio-controller;
  506. #gpio-cells = <2>;
  507. interrupt-controller;
  508. #interrupt-cells = <2>;
  509. };
  510. };
  511. &pinctrl_3 {
  512. gpz: gpz-gpio-bank {
  513. gpio-controller;
  514. #gpio-cells = <2>;
  515. interrupt-controller;
  516. #interrupt-cells = <2>;
  517. };
  518. audi2s0_bus: audi2s0-bus-pins {
  519. samsung,pins = "gpz-0", "gpz-1", "gpz-2", "gpz-3",
  520. "gpz-4";
  521. samsung,pin-function = <2>;
  522. samsung,pin-pud = <0>;
  523. samsung,pin-drv = <0>;
  524. };
  525. };