dm8148-evm.dts 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /dts-v1/;
  3. #include "dm814x.dtsi"
  4. #include <dt-bindings/interrupt-controller/irq.h>
  5. / {
  6. model = "DM8148 EVM";
  7. compatible = "ti,dm8148-evm", "ti,dm8148", "ti,dm814";
  8. memory@80000000 {
  9. device_type = "memory";
  10. reg = <0x80000000 0x40000000>; /* 1 GB */
  11. };
  12. /* MIC94060YC6 controlled by SD1_POW pin */
  13. vmmcsd_fixed: fixedregulator0 {
  14. compatible = "regulator-fixed";
  15. regulator-name = "vmmcsd_fixed";
  16. regulator-min-microvolt = <3300000>;
  17. regulator-max-microvolt = <3300000>;
  18. };
  19. };
  20. &cpsw_emac0 {
  21. phy-handle = <&ethphy0>;
  22. phy-mode = "rgmii-id";
  23. };
  24. &cpsw_emac1 {
  25. phy-handle = <&ethphy1>;
  26. phy-mode = "rgmii-id";
  27. };
  28. &davinci_mdio {
  29. ethphy0: ethernet-phy@0 {
  30. reg = <0>;
  31. };
  32. ethphy1: ethernet-phy@1 {
  33. reg = <1>;
  34. };
  35. };
  36. &gpmc {
  37. ranges = <0 0 0x04000000 0x01000000>; /* CS0: 16MB for NAND */
  38. nand@0,0 {
  39. compatible = "ti,omap2-nand";
  40. reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
  41. interrupt-parent = <&gpmc>;
  42. interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
  43. <1 IRQ_TYPE_NONE>; /* termcount */
  44. linux,mtd-name = "micron,mt29f2g16aadwp";
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. ti,nand-ecc-opt = "bch8";
  48. nand-bus-width = <16>;
  49. gpmc,device-width = <2>;
  50. gpmc,sync-clk-ps = <0>;
  51. gpmc,cs-on-ns = <0>;
  52. gpmc,cs-rd-off-ns = <44>;
  53. gpmc,cs-wr-off-ns = <44>;
  54. gpmc,adv-on-ns = <6>;
  55. gpmc,adv-rd-off-ns = <34>;
  56. gpmc,adv-wr-off-ns = <44>;
  57. gpmc,we-on-ns = <0>;
  58. gpmc,we-off-ns = <40>;
  59. gpmc,oe-on-ns = <0>;
  60. gpmc,oe-off-ns = <54>;
  61. gpmc,access-ns = <64>;
  62. gpmc,rd-cycle-ns = <82>;
  63. gpmc,wr-cycle-ns = <82>;
  64. gpmc,bus-turnaround-ns = <0>;
  65. gpmc,cycle2cycle-delay-ns = <0>;
  66. gpmc,clk-activation-ns = <0>;
  67. gpmc,wr-access-ns = <40>;
  68. gpmc,wr-data-mux-bus-ns = <0>;
  69. partition@0 {
  70. label = "X-Loader";
  71. reg = <0 0x80000>;
  72. };
  73. partition@80000 {
  74. label = "U-Boot";
  75. reg = <0x80000 0x1c0000>;
  76. };
  77. partition@1c0000 {
  78. label = "Environment";
  79. reg = <0x240000 0x40000>;
  80. };
  81. partition@280000 {
  82. label = "Kernel";
  83. reg = <0x280000 0x500000>;
  84. };
  85. partition@780000 {
  86. label = "Filesystem";
  87. reg = <0x780000 0xf880000>;
  88. };
  89. };
  90. };
  91. &mmc1 {
  92. status = "disabled";
  93. };
  94. &mmc2 {
  95. pinctrl-names = "default";
  96. pinctrl-0 = <&sd1_pins>;
  97. vmmc-supply = <&vmmcsd_fixed>;
  98. bus-width = <4>;
  99. cd-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
  100. };
  101. &mmc3 {
  102. status = "disabled";
  103. };
  104. &pincntl {
  105. sd1_pins: pinmux_sd1_pins {
  106. pinctrl-single,pins = <
  107. DM814X_IOPAD(0x0800, PIN_INPUT | 0x1) /* SD1_CLK */
  108. DM814X_IOPAD(0x0804, PIN_INPUT_PULLUP | 0x1) /* SD1_CMD */
  109. DM814X_IOPAD(0x0808, PIN_INPUT_PULLUP | 0x1) /* SD1_DAT[0] */
  110. DM814X_IOPAD(0x080c, PIN_INPUT_PULLUP | 0x1) /* SD1_DAT[1] */
  111. DM814X_IOPAD(0x0810, PIN_INPUT_PULLUP | 0x1) /* SD1_DAT[2] */
  112. DM814X_IOPAD(0x0814, PIN_INPUT_PULLUP | 0x1) /* SD1_DAT[3] */
  113. DM814X_IOPAD(0x0924, PIN_OUTPUT | 0x40) /* SD1_POW */
  114. DM814X_IOPAD(0x093C, PIN_INPUT_PULLUP | 0x80) /* GP1[6] */
  115. >;
  116. };
  117. usb0_pins: pinmux_usb0_pins {
  118. pinctrl-single,pins = <
  119. DM814X_IOPAD(0x0c34, PIN_OUTPUT | 0x1) /* USB0_DRVVBUS */
  120. >;
  121. };
  122. usb1_pins: pinmux_usb1_pins {
  123. pinctrl-single,pins = <
  124. DM814X_IOPAD(0x0834, PIN_OUTPUT | 0x80) /* USB1_DRVVBUS */
  125. >;
  126. };
  127. };
  128. &usb0 {
  129. pinctrl-names = "default";
  130. pinctrl-0 = <&usb0_pins>;
  131. dr_mode = "host";
  132. };
  133. &usb1 {
  134. pinctrl-names = "default";
  135. pinctrl-0 = <&usb1_pins>;
  136. dr_mode = "host";
  137. };