at91-tse850-3.dts 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * at91-tse850-3.dts - Device Tree file for the Axentia TSE-850 3.0 board
  4. *
  5. * Copyright (C) 2017 Axentia Technologies AB
  6. *
  7. * Author: Peter Rosin <[email protected]>
  8. */
  9. /dts-v1/;
  10. #include <dt-bindings/pwm/pwm.h>
  11. #include "at91-linea.dtsi"
  12. / {
  13. model = "Axentia TSE-850 3.0";
  14. compatible = "axentia,tse850v3", "axentia,linea",
  15. "atmel,sama5d31", "atmel,sama5d3", "atmel,sama5";
  16. sck: oscillator {
  17. compatible = "fixed-clock";
  18. #clock-cells = <0>;
  19. clock-frequency = <16000000>;
  20. clock-output-names = "sck";
  21. };
  22. reg_3v3: regulator {
  23. compatible = "regulator-fixed";
  24. regulator-name = "3v3-supply";
  25. regulator-min-microvolt = <3300000>;
  26. regulator-max-microvolt = <3300000>;
  27. };
  28. ana: reg-ana {
  29. compatible = "pwm-regulator";
  30. regulator-name = "ANA";
  31. pwms = <&pwm0 2 1000 PWM_POLARITY_INVERTED>;
  32. pwm-dutycycle-unit = <1000>;
  33. pwm-dutycycle-range = <100 1000>;
  34. regulator-min-microvolt = <2000000>;
  35. regulator-max-microvolt = <20000000>;
  36. regulator-ramp-delay = <1000>;
  37. };
  38. sound {
  39. compatible = "axentia,tse850-pcm5142";
  40. axentia,cpu-dai = <&ssc0>;
  41. axentia,audio-codec = <&pcm5142>;
  42. axentia,add-gpios = <&pioA 8 GPIO_ACTIVE_LOW>;
  43. axentia,loop1-gpios = <&pioA 10 GPIO_ACTIVE_LOW>;
  44. axentia,loop2-gpios = <&pioA 11 GPIO_ACTIVE_LOW>;
  45. axentia,ana-supply = <&ana>;
  46. };
  47. dac: dpot-dac {
  48. compatible = "dpot-dac";
  49. vref-supply = <&reg_3v3>;
  50. io-channels = <&dpot 0>;
  51. io-channel-names = "dpot";
  52. #io-channel-cells = <1>;
  53. };
  54. env_det: envelope-detector {
  55. compatible = "axentia,tse850-envelope-detector";
  56. io-channels = <&dac 0>;
  57. io-channel-names = "dac";
  58. #io-channel-cells = <1>;
  59. interrupt-parent = <&pioA>;
  60. interrupts = <3 IRQ_TYPE_EDGE_RISING>;
  61. interrupt-names = "comp";
  62. };
  63. mux: mux-controller {
  64. compatible = "gpio-mux";
  65. #mux-control-cells = <0>;
  66. mux-gpios = <&pioA 0 GPIO_ACTIVE_HIGH>,
  67. <&pioA 1 GPIO_ACTIVE_HIGH>,
  68. <&pioA 2 GPIO_ACTIVE_HIGH>;
  69. idle-state = <0>;
  70. };
  71. envelope-detector-mux {
  72. compatible = "io-channel-mux";
  73. io-channels = <&env_det 0>;
  74. io-channel-names = "parent";
  75. mux-controls = <&mux>;
  76. channels = "", "",
  77. "sync-1",
  78. "in",
  79. "out",
  80. "sync-2",
  81. "sys-reg",
  82. "ana-reg";
  83. };
  84. leds {
  85. compatible = "gpio-leds";
  86. ch1-red {
  87. label = "ch-1:red";
  88. gpios = <&pioA 23 GPIO_ACTIVE_LOW>;
  89. };
  90. ch1-green {
  91. label = "ch-1:green";
  92. gpios = <&pioA 22 GPIO_ACTIVE_LOW>;
  93. };
  94. ch2-red {
  95. label = "ch-2:red";
  96. gpios = <&pioA 21 GPIO_ACTIVE_LOW>;
  97. };
  98. ch2-green {
  99. label = "ch-2:green";
  100. gpios = <&pioA 20 GPIO_ACTIVE_LOW>;
  101. };
  102. data-red {
  103. label = "data:red";
  104. gpios = <&pioA 19 GPIO_ACTIVE_LOW>;
  105. };
  106. data-green {
  107. label = "data:green";
  108. gpios = <&pioA 18 GPIO_ACTIVE_LOW>;
  109. };
  110. alarm-red {
  111. label = "alarm:red";
  112. gpios = <&pioA 17 GPIO_ACTIVE_LOW>;
  113. };
  114. alarm-green {
  115. label = "alarm:green";
  116. gpios = <&pioA 16 GPIO_ACTIVE_LOW>;
  117. };
  118. };
  119. };
  120. &nand {
  121. partitions {
  122. compatible = "fixed-partitions";
  123. #address-cells = <1>;
  124. #size-cells = <1>;
  125. at91bootstrap@0 {
  126. label = "at91bootstrap";
  127. reg = <0x0 0x40000>;
  128. };
  129. barebox@40000 {
  130. label = "bootloader";
  131. reg = <0x40000 0x60000>;
  132. };
  133. bareboxenv@c0000 {
  134. label = "bareboxenv";
  135. reg = <0xc0000 0x40000>;
  136. };
  137. bareboxenv2@100000 {
  138. label = "bareboxenv2";
  139. reg = <0x100000 0x40000>;
  140. };
  141. oftree@180000 {
  142. label = "oftree";
  143. reg = <0x180000 0x20000>;
  144. };
  145. kernel@200000 {
  146. label = "kernel";
  147. reg = <0x200000 0x500000>;
  148. };
  149. rootfs@800000 {
  150. label = "rootfs";
  151. reg = <0x800000 0x0f800000>;
  152. };
  153. ovlfs@10000000 {
  154. label = "ovlfs";
  155. reg = <0x10000000 0x10000000>;
  156. };
  157. };
  158. };
  159. &ssc0 {
  160. #sound-dai-cells = <0>;
  161. status = "okay";
  162. };
  163. &i2c0 {
  164. status = "okay";
  165. jc42@18 {
  166. compatible = "nxp,se97b", "jedec,jc-42.4-temp";
  167. reg = <0x18>;
  168. smbus-timeout-disable;
  169. };
  170. dpot: mcp4651-104@28 {
  171. compatible = "microchip,mcp4651-104";
  172. reg = <0x28>;
  173. #io-channel-cells = <1>;
  174. };
  175. pcm5142: pcm5142@4c {
  176. compatible = "ti,pcm5142";
  177. reg = <0x4c>;
  178. #sound-dai-cells = <0>;
  179. AVDD-supply = <&reg_3v3>;
  180. DVDD-supply = <&reg_3v3>;
  181. CPVDD-supply = <&reg_3v3>;
  182. clocks = <&sck>;
  183. pll-in = <3>;
  184. pll-out = <6>;
  185. };
  186. eeprom@50 {
  187. compatible = "nxp,se97b", "atmel,24c02";
  188. reg = <0x50>;
  189. pagesize = <16>;
  190. };
  191. };
  192. &pinctrl {
  193. tse850 {
  194. pinctrl_usba_vbus: usba-vbus {
  195. atmel,pins = <AT91_PIOC 31 AT91_PERIPH_GPIO
  196. AT91_PINCTRL_DEGLITCH>;
  197. };
  198. };
  199. };
  200. &watchdog {
  201. status = "okay";
  202. };
  203. &usart0 {
  204. status = "okay";
  205. atmel,use-dma-rx;
  206. };
  207. &pwm0 {
  208. status = "okay";
  209. pinctrl-0 = <&pinctrl_pwm0_pwml2_1>;
  210. pinctrl-names = "default";
  211. };
  212. &macb1 {
  213. status = "okay";
  214. phy-mode = "rmii";
  215. #address-cells = <1>;
  216. #size-cells = <0>;
  217. phy0: ethernet-phy@3 {
  218. reg = <3>;
  219. interrupt-parent = <&pioE>;
  220. interrupts = <31 IRQ_TYPE_EDGE_FALLING>;
  221. };
  222. };
  223. &usb0 {
  224. status = "okay";
  225. pinctrl-names = "default";
  226. pinctrl-0 = <&pinctrl_usba_vbus>;
  227. atmel,vbus-gpio = <&pioC 31 GPIO_ACTIVE_HIGH>;
  228. };
  229. &usb1 {
  230. status = "okay";
  231. num-ports = <1>;
  232. atmel,vbus-gpio = <&pioD 29 GPIO_ACTIVE_HIGH>;
  233. atmel,oc-gpio = <&pioC 15 GPIO_ACTIVE_LOW>;
  234. };
  235. &usb2 {
  236. status = "okay";
  237. };
  238. &dbgu {
  239. status = "okay";
  240. dmas = <0>, <0>; /* Do not use DMA for dbgu */
  241. };