aspeed-bmc-portwell-neptune.dts 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. // SPDX-License-Identifier: GPL-2.0
  2. // Copyright (c) 2017 Facebook Inc.
  3. /dts-v1/;
  4. #include "aspeed-g5.dtsi"
  5. #include <dt-bindings/gpio/aspeed-gpio.h>
  6. / {
  7. model = "Portwell Neptune BMC";
  8. compatible = "portwell,neptune-bmc", "aspeed,ast2500";
  9. aliases {
  10. serial0 = &uart1;
  11. serial4 = &uart5;
  12. };
  13. chosen {
  14. stdout-path = &uart5;
  15. bootargs = "console=ttyS4,115200 earlycon";
  16. };
  17. memory@80000000 {
  18. reg = <0x80000000 0x20000000>;
  19. };
  20. leds {
  21. compatible = "gpio-leds";
  22. postcode0 {
  23. label = "BMC_UP";
  24. gpios = <&gpio ASPEED_GPIO(H, 0) GPIO_ACTIVE_HIGH>;
  25. default-state = "on";
  26. };
  27. postcode1 {
  28. label = "BMC_HB";
  29. gpios = <&gpio ASPEED_GPIO(H, 1) GPIO_ACTIVE_HIGH>;
  30. linux,default-trigger = "heartbeat";
  31. };
  32. postcode2 {
  33. label = "FAULT";
  34. gpios = <&gpio ASPEED_GPIO(H, 2) GPIO_ACTIVE_HIGH>;
  35. };
  36. // postcode3-7 are GPIOH3-H7
  37. };
  38. };
  39. &fmc {
  40. status = "okay";
  41. flash@0 {
  42. status = "okay";
  43. m25p,fast-read;
  44. #include "openbmc-flash-layout.dtsi"
  45. };
  46. };
  47. &spi1 {
  48. status = "okay";
  49. pinctrl-names = "default";
  50. pinctrl-0 = <&pinctrl_spi1_default>;
  51. flash@0 {
  52. status = "okay";
  53. m25p,fast-read;
  54. label = "pnor";
  55. };
  56. };
  57. &uart1 {
  58. // Host Console
  59. status = "okay";
  60. pinctrl-names = "default";
  61. pinctrl-0 = <&pinctrl_txd1_default
  62. &pinctrl_rxd1_default>;
  63. };
  64. &uart5 {
  65. // BMC Console
  66. status = "okay";
  67. };
  68. &mac0 {
  69. status = "okay";
  70. pinctrl-names = "default";
  71. pinctrl-0 = <&pinctrl_rmii1_default
  72. &pinctrl_mdio1_default>;
  73. clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>,
  74. <&syscon ASPEED_CLK_MAC1RCLK>;
  75. clock-names = "MACCLK", "RCLK";
  76. };
  77. &mac1 {
  78. status = "okay";
  79. pinctrl-names = "default";
  80. pinctrl-0 = <&pinctrl_rmii2_default>;
  81. clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>,
  82. <&syscon ASPEED_CLK_MAC2RCLK>;
  83. clock-names = "MACCLK", "RCLK";
  84. use-ncsi;
  85. };
  86. &i2c1 {
  87. status = "okay";
  88. // To PCIe slot SMBUS
  89. };
  90. &i2c2 {
  91. status = "okay";
  92. // To LAN I210
  93. };
  94. &i2c3 {
  95. status = "okay";
  96. // SMBus to COMe AB
  97. };
  98. &i2c4 {
  99. status = "okay";
  100. // I2C to COMe AB
  101. };
  102. &i2c5 {
  103. status = "okay";
  104. // USB Debug card
  105. pca9555@27 {
  106. compatible = "nxp,pca9555";
  107. reg = <0x27>;
  108. gpio-controller;
  109. #gpio-cells = <2>;
  110. };
  111. };
  112. &i2c6 {
  113. status = "okay";
  114. tpm@20 {
  115. compatible = "infineon,slb9645tt";
  116. reg = <0x20>;
  117. };
  118. tmp421@4e {
  119. compatible = "ti,tmp421";
  120. reg = <0x4e>;
  121. };
  122. tmp421@4f {
  123. compatible = "ti,tmp421";
  124. reg = <0x4f>;
  125. };
  126. };
  127. &i2c8 {
  128. status = "okay";
  129. eeprom@51 {
  130. compatible = "atmel,24c128";
  131. reg = <0x51>;
  132. pagesize = <32>;
  133. };
  134. };
  135. &pwm_tacho {
  136. status = "okay";
  137. pinctrl-names = "default";
  138. pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_pwm1_default>;
  139. fan@0 {
  140. reg = <0x00>;
  141. aspeed,fan-tach-ch = /bits/ 8 <0x00>;
  142. };
  143. fan@1 {
  144. reg = <0x00>;
  145. aspeed,fan-tach-ch = /bits/ 8 <0x01>;
  146. };
  147. };