armada-xp-openblocks-ax3-4.dts 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Device Tree file for OpenBlocks AX3-4 board
  4. *
  5. * Copyright (C) 2012 Marvell
  6. *
  7. * Thomas Petazzoni <[email protected]>
  8. */
  9. /dts-v1/;
  10. #include <dt-bindings/gpio/gpio.h>
  11. #include <dt-bindings/input/input.h>
  12. #include "armada-xp-mv78260.dtsi"
  13. / {
  14. model = "PlatHome OpenBlocks AX3-4 board";
  15. compatible = "plathome,openblocks-ax3-4", "marvell,armadaxp-mv78260", "marvell,armadaxp", "marvell,armada-370-xp";
  16. chosen {
  17. stdout-path = "serial0:115200n8";
  18. };
  19. memory@0 {
  20. device_type = "memory";
  21. reg = <0 0x00000000 0 0x40000000>; /* 1 GB soldered on */
  22. };
  23. soc {
  24. ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xd0000000 0x100000
  25. MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000
  26. MBUS_ID(0x01, 0x2f) 0 0 0xe8000000 0x8000000
  27. MBUS_ID(0x09, 0x09) 0 0 0xf1100000 0x10000
  28. MBUS_ID(0x09, 0x05) 0 0 0xf1110000 0x10000
  29. MBUS_ID(0x0c, 0x04) 0 0 0xd1200000 0x100000>;
  30. devbus-bootcs {
  31. status = "okay";
  32. /* Device Bus parameters are required */
  33. /* Read parameters */
  34. devbus,bus-width = <16>;
  35. devbus,turn-off-ps = <60000>;
  36. devbus,badr-skew-ps = <0>;
  37. devbus,acc-first-ps = <124000>;
  38. devbus,acc-next-ps = <248000>;
  39. devbus,rd-setup-ps = <0>;
  40. devbus,rd-hold-ps = <0>;
  41. /* Write parameters */
  42. devbus,sync-enable = <0>;
  43. devbus,wr-high-ps = <60000>;
  44. devbus,wr-low-ps = <60000>;
  45. devbus,ale-wr-ps = <60000>;
  46. /* NOR 128 MiB */
  47. nor@0 {
  48. compatible = "cfi-flash";
  49. reg = <0 0x8000000>;
  50. bank-width = <2>;
  51. };
  52. };
  53. internal-regs {
  54. rtc@10300 {
  55. /* No crystal connected to the internal RTC */
  56. status = "disabled";
  57. };
  58. serial@12000 {
  59. status = "okay";
  60. };
  61. serial@12100 {
  62. status = "okay";
  63. };
  64. leds {
  65. compatible = "gpio-leds";
  66. pinctrl-names = "default";
  67. pinctrl-0 = <&led_pins>;
  68. red_led {
  69. label = "red_led";
  70. gpios = <&gpio1 17 GPIO_ACTIVE_LOW>;
  71. default-state = "off";
  72. };
  73. yellow_led {
  74. label = "yellow_led";
  75. gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
  76. default-state = "off";
  77. };
  78. green_led {
  79. label = "green_led";
  80. gpios = <&gpio1 21 GPIO_ACTIVE_LOW>;
  81. default-state = "keep";
  82. };
  83. };
  84. gpio-keys {
  85. compatible = "gpio-keys";
  86. button-init {
  87. label = "Init Button";
  88. linux,code = <KEY_POWER>;
  89. gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>;
  90. };
  91. };
  92. ethernet@70000 {
  93. status = "okay";
  94. phy = <&phy0>;
  95. phy-mode = "sgmii";
  96. buffer-manager = <&bm>;
  97. bm,pool-long = <0>;
  98. };
  99. ethernet@74000 {
  100. status = "okay";
  101. phy = <&phy1>;
  102. phy-mode = "sgmii";
  103. buffer-manager = <&bm>;
  104. bm,pool-long = <1>;
  105. };
  106. ethernet@30000 {
  107. status = "okay";
  108. phy = <&phy2>;
  109. phy-mode = "sgmii";
  110. buffer-manager = <&bm>;
  111. bm,pool-long = <2>;
  112. };
  113. ethernet@34000 {
  114. status = "okay";
  115. phy = <&phy3>;
  116. phy-mode = "sgmii";
  117. buffer-manager = <&bm>;
  118. bm,pool-long = <3>;
  119. };
  120. i2c@11000 {
  121. status = "okay";
  122. clock-frequency = <400000>;
  123. };
  124. i2c@11100 {
  125. status = "okay";
  126. clock-frequency = <400000>;
  127. s35390a: s35390a@30 {
  128. compatible = "s35390a";
  129. reg = <0x30>;
  130. };
  131. };
  132. sata@a0000 {
  133. nr-ports = <2>;
  134. status = "okay";
  135. };
  136. /* Front side USB 0 */
  137. usb@50000 {
  138. status = "okay";
  139. };
  140. /* Front side USB 1 */
  141. usb@51000 {
  142. status = "okay";
  143. };
  144. bm@c0000 {
  145. status = "okay";
  146. };
  147. };
  148. bm-bppi {
  149. status = "okay";
  150. };
  151. };
  152. };
  153. &pciec {
  154. status = "okay";
  155. /* Internal mini-PCIe connector */
  156. pcie@1,0 {
  157. /* Port 0, Lane 0 */
  158. status = "okay";
  159. };
  160. };
  161. &mdio {
  162. phy0: ethernet-phy@0 {
  163. reg = <0>;
  164. };
  165. phy1: ethernet-phy@1 {
  166. reg = <1>;
  167. };
  168. phy2: ethernet-phy@2 {
  169. reg = <2>;
  170. };
  171. phy3: ethernet-phy@3 {
  172. reg = <3>;
  173. };
  174. };
  175. &pinctrl {
  176. led_pins: led-pins-0 {
  177. marvell,pins = "mpp49", "mpp51", "mpp53";
  178. marvell,function = "gpio";
  179. };
  180. };