armada-xp-98dx4251.dtsi 1.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Device Tree Include file for Marvell 98dx4521 family SoC
  4. *
  5. * Copyright (C) 2016 Allied Telesis Labs
  6. *
  7. * Contains definitions specific to the 98dx4521 SoC that are not
  8. * common to all Armada XP SoCs.
  9. */
  10. #include "armada-xp-98dx3236.dtsi"
  11. / {
  12. model = "Marvell 98DX4251 SoC";
  13. compatible = "marvell,armadaxp-98dx4251", "marvell,armadaxp-98dx3236", "marvell,armada-370-xp";
  14. cpus {
  15. cpu@1 {
  16. device_type = "cpu";
  17. compatible = "marvell,sheeva-v7";
  18. reg = <1>;
  19. clocks = <&cpuclk 1>;
  20. clock-latency = <1000000>;
  21. };
  22. };
  23. soc {
  24. internal-regs {
  25. resume@20980 {
  26. compatible = "marvell,98dx3336-resume-ctrl";
  27. reg = <0x20980 0x10>;
  28. };
  29. };
  30. };
  31. };
  32. &sdio {
  33. status = "okay";
  34. };
  35. &pinctrl {
  36. compatible = "marvell,98dx4251-pinctrl";
  37. sdio_pins: sdio-pins {
  38. marvell,pins = "mpp5", "mpp6", "mpp7",
  39. "mpp8", "mpp9", "mpp10";
  40. marvell,function = "sd0";
  41. };
  42. };
  43. &pp0 {
  44. compatible = "marvell,prestera-98dx4251", "marvell,prestera";
  45. interrupts = <33>, <34>, <35>, <36>;
  46. };