armada-398-db.dts 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Device Tree Include file for Marvell Armada 398 Development Board
  4. *
  5. * Copyright (C) 2015 Marvell
  6. *
  7. * Thomas Petazzoni <[email protected]>
  8. */
  9. /dts-v1/;
  10. #include "armada-398.dtsi"
  11. / {
  12. model = "Marvell Armada 398 Development Board";
  13. compatible = "marvell,a398-db", "marvell,armada398", "marvell,armada390";
  14. chosen {
  15. stdout-path = "serial0:115200n8";
  16. };
  17. memory {
  18. device_type = "memory";
  19. reg = <0x00000000 0x80000000>; /* 2 GB */
  20. };
  21. soc {
  22. ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
  23. MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000>;
  24. internal-regs {
  25. i2c@11000 {
  26. pinctrl-0 = <&i2c0_pins>;
  27. pinctrl-names = "default";
  28. status = "okay";
  29. clock-frequency = <100000>;
  30. };
  31. serial@12000 {
  32. pinctrl-0 = <&uart0_pins>;
  33. pinctrl-names = "default";
  34. status = "okay";
  35. };
  36. serial@12100 {
  37. pinctrl-0 = <&uart1_pins>;
  38. pinctrl-names = "default";
  39. status = "okay";
  40. };
  41. usb@58000 {
  42. status = "okay";
  43. };
  44. usb3@f8000 {
  45. status = "okay";
  46. };
  47. };
  48. pcie {
  49. status = "okay";
  50. pcie@1,0 {
  51. status = "okay";
  52. };
  53. pcie@2,0 {
  54. status = "okay";
  55. };
  56. pcie@3,0 {
  57. status = "okay";
  58. };
  59. };
  60. };
  61. };
  62. &spi1 {
  63. status = "okay";
  64. pinctrl-0 = <&spi1_pins>;
  65. pinctrl-names = "default";
  66. flash@0 {
  67. #address-cells = <1>;
  68. #size-cells = <0>;
  69. compatible = "n25q128a13", "jedec,spi-nor";
  70. reg = <0>;
  71. spi-max-frequency = <108000000>;
  72. partition@0 {
  73. label = "U-Boot";
  74. reg = <0 0x400000>;
  75. };
  76. partition@400000 {
  77. label = "Filesystem";
  78. reg = <0x400000 0x1000000>;
  79. };
  80. };
  81. };
  82. &nand_controller {
  83. status = "okay";
  84. pinctrl-0 = <&nand_pins>;
  85. pinctrl-names = "default";
  86. nand@0 {
  87. reg = <0>;
  88. label = "pxa3xx_nand-0";
  89. nand-rb = <0>;
  90. marvell,nand-keep-config;
  91. nand-on-flash-bbt;
  92. nand-ecc-strength = <8>;
  93. nand-ecc-step-size = <512>;
  94. partitions {
  95. compatible = "fixed-partitions";
  96. #address-cells = <1>;
  97. #size-cells = <1>;
  98. partition@0 {
  99. label = "U-Boot";
  100. reg = <0 0x800000>;
  101. };
  102. partition@800000 {
  103. label = "Linux";
  104. reg = <0x800000 0x800000>;
  105. };
  106. partition@1000000 {
  107. label = "Filesystem";
  108. reg = <0x1000000 0x3f000000>;
  109. };
  110. };
  111. };
  112. };