armada-388-db.dts 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Device Tree file for Marvell Armada 388 evaluation board
  4. * (DB-88F6820)
  5. *
  6. * Copyright (C) 2014 Marvell
  7. *
  8. * Thomas Petazzoni <[email protected]>
  9. */
  10. /dts-v1/;
  11. #include "armada-388.dtsi"
  12. / {
  13. model = "Marvell Armada 385 Development Board";
  14. compatible = "marvell,a385-db", "marvell,armada388",
  15. "marvell,armada385", "marvell,armada380";
  16. chosen {
  17. stdout-path = "serial0:115200n8";
  18. };
  19. memory {
  20. device_type = "memory";
  21. reg = <0x00000000 0x10000000>; /* 256 MB */
  22. };
  23. soc {
  24. ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
  25. MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000
  26. MBUS_ID(0x09, 0x19) 0 0xf1100000 0x10000
  27. MBUS_ID(0x09, 0x15) 0 0xf1110000 0x10000
  28. MBUS_ID(0x0c, 0x04) 0 0xf1200000 0x100000>;
  29. internal-regs {
  30. i2c@11000 {
  31. status = "okay";
  32. clock-frequency = <100000>;
  33. audio_codec: audio-codec@4a {
  34. #sound-dai-cells = <0>;
  35. compatible = "cirrus,cs42l51";
  36. reg = <0x4a>;
  37. };
  38. };
  39. i2c@11100 {
  40. status = "okay";
  41. clock-frequency = <100000>;
  42. };
  43. serial@12000 {
  44. status = "okay";
  45. };
  46. ethernet@30000 {
  47. status = "okay";
  48. phy = <&phy1>;
  49. phy-mode = "rgmii-id";
  50. buffer-manager = <&bm>;
  51. bm,pool-long = <2>;
  52. bm,pool-short = <3>;
  53. };
  54. usb@58000 {
  55. status = "ok";
  56. };
  57. ethernet@70000 {
  58. status = "okay";
  59. phy = <&phy0>;
  60. phy-mode = "rgmii-id";
  61. buffer-manager = <&bm>;
  62. bm,pool-long = <0>;
  63. bm,pool-short = <1>;
  64. };
  65. mdio@72004 {
  66. phy0: ethernet-phy@0 {
  67. reg = <0>;
  68. };
  69. phy1: ethernet-phy@1 {
  70. reg = <1>;
  71. };
  72. };
  73. sata@a8000 {
  74. status = "okay";
  75. };
  76. sata@e0000 {
  77. status = "okay";
  78. };
  79. bm@c8000 {
  80. status = "okay";
  81. };
  82. sdhci@d8000 {
  83. broken-cd;
  84. wp-inverted;
  85. bus-width = <8>;
  86. status = "okay";
  87. no-1-8-v;
  88. };
  89. audio-controller@e8000 {
  90. pinctrl-0 = <&i2s_pins>;
  91. pinctrl-names = "default";
  92. status = "disabled";
  93. };
  94. usb3@f0000 {
  95. status = "okay";
  96. };
  97. usb3@f8000 {
  98. status = "okay";
  99. };
  100. };
  101. bm-bppi {
  102. status = "okay";
  103. };
  104. pcie {
  105. status = "okay";
  106. /*
  107. * The two PCIe units are accessible through
  108. * standard PCIe slots on the board.
  109. */
  110. pcie@1,0 {
  111. /* Port 0, Lane 0 */
  112. status = "okay";
  113. };
  114. pcie@2,0 {
  115. /* Port 1, Lane 0 */
  116. status = "okay";
  117. };
  118. };
  119. };
  120. sound {
  121. compatible = "simple-audio-card";
  122. simple-audio-card,name = "Armada 385 DB Audio";
  123. simple-audio-card,mclk-fs = <256>;
  124. simple-audio-card,widgets =
  125. "Headphone", "Out Jack",
  126. "Line", "In Jack";
  127. simple-audio-card,routing =
  128. "Out Jack", "HPL",
  129. "Out Jack", "HPR",
  130. "AIN1L", "In Jack",
  131. "AIN1R", "In Jack";
  132. status = "disabled";
  133. simple-audio-card,dai-link@0 {
  134. format = "i2s";
  135. cpu {
  136. sound-dai = <&audio_controller 0>;
  137. };
  138. codec {
  139. sound-dai = <&audio_codec>;
  140. };
  141. };
  142. simple-audio-card,dai-link@1 {
  143. format = "i2s";
  144. cpu {
  145. sound-dai = <&audio_controller 1>;
  146. };
  147. codec {
  148. sound-dai = <&spdif_out>;
  149. };
  150. };
  151. simple-audio-card,dai-link@2 {
  152. format = "i2s";
  153. cpu {
  154. sound-dai = <&audio_controller 1>;
  155. };
  156. codec {
  157. sound-dai = <&spdif_in>;
  158. };
  159. };
  160. };
  161. spdif_out: spdif-out {
  162. #sound-dai-cells = <0>;
  163. compatible = "linux,spdif-dit";
  164. };
  165. spdif_in: spdif-in {
  166. #sound-dai-cells = <0>;
  167. compatible = "linux,spdif-dir";
  168. };
  169. };
  170. &spi0 {
  171. status = "okay";
  172. flash@0 {
  173. #address-cells = <1>;
  174. #size-cells = <1>;
  175. compatible = "w25q32", "jedec,spi-nor";
  176. reg = <0>; /* Chip select 0 */
  177. spi-max-frequency = <108000000>;
  178. };
  179. };
  180. &nand_controller {
  181. status = "okay";
  182. nand@0 {
  183. reg = <0>;
  184. label = "pxa3xx_nand-0";
  185. nand-rb = <0>;
  186. marvell,nand-keep-config;
  187. nand-on-flash-bbt;
  188. nand-ecc-strength = <4>;
  189. nand-ecc-step-size = <512>;
  190. partitions {
  191. compatible = "fixed-partitions";
  192. #address-cells = <1>;
  193. #size-cells = <1>;
  194. partition@0 {
  195. label = "U-Boot";
  196. reg = <0 0x800000>;
  197. };
  198. partition@800000 {
  199. label = "Linux";
  200. reg = <0x800000 0x800000>;
  201. };
  202. partition@1000000 {
  203. label = "Filesystem";
  204. reg = <0x1000000 0x3f000000>;
  205. };
  206. };
  207. };
  208. };