am335x-boneblue.dts 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
  4. */
  5. /dts-v1/;
  6. #include "am33xx.dtsi"
  7. #include "am335x-osd335x-common.dtsi"
  8. #include <dt-bindings/interrupt-controller/irq.h>
  9. / {
  10. model = "TI AM335x BeagleBone Blue";
  11. compatible = "ti,am335x-bone-blue", "ti,am33xx";
  12. chosen {
  13. stdout-path = &uart0;
  14. };
  15. leds {
  16. pinctrl-names = "default";
  17. pinctrl-0 = <&user_leds_s0>;
  18. compatible = "gpio-leds";
  19. usr_0_led {
  20. label = "beaglebone:green:usr0";
  21. gpios = <&gpio1 21 GPIO_ACTIVE_HIGH>;
  22. linux,default-trigger = "heartbeat";
  23. default-state = "off";
  24. };
  25. usr_1_led {
  26. label = "beaglebone:green:usr1";
  27. gpios = <&gpio1 22 GPIO_ACTIVE_HIGH>;
  28. linux,default-trigger = "mmc0";
  29. default-state = "off";
  30. };
  31. usr_2_led {
  32. label = "beaglebone:green:usr2";
  33. gpios = <&gpio1 23 GPIO_ACTIVE_HIGH>;
  34. linux,default-trigger = "cpu0";
  35. default-state = "off";
  36. };
  37. usr_3_led {
  38. label = "beaglebone:green:usr3";
  39. gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;
  40. linux,default-trigger = "mmc1";
  41. default-state = "off";
  42. };
  43. wifi_led {
  44. label = "wifi";
  45. gpios = <&gpio0 19 GPIO_ACTIVE_HIGH>;
  46. default-state = "off";
  47. linux,default-trigger = "phy0assoc";
  48. };
  49. red_led {
  50. label = "red";
  51. gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
  52. default-state = "off";
  53. };
  54. green_led {
  55. label = "green";
  56. gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
  57. default-state = "off";
  58. };
  59. batt_1_led {
  60. label = "bat25";
  61. gpios = <&gpio0 27 GPIO_ACTIVE_HIGH>;
  62. default-state = "off";
  63. };
  64. batt_2_led {
  65. label = "bat50";
  66. gpios = <&gpio0 11 GPIO_ACTIVE_HIGH>;
  67. default-state = "off";
  68. };
  69. batt_3_led {
  70. label = "bat75";
  71. gpios = <&gpio1 29 GPIO_ACTIVE_HIGH>;
  72. default-state = "off";
  73. };
  74. batt_4_led {
  75. label = "bat100";
  76. gpios = <&gpio0 26 GPIO_ACTIVE_HIGH>;
  77. default-state = "off";
  78. };
  79. };
  80. vmmcsd_fixed: fixedregulator0 {
  81. compatible = "regulator-fixed";
  82. regulator-name = "vmmcsd_fixed";
  83. regulator-min-microvolt = <3300000>;
  84. regulator-max-microvolt = <3300000>;
  85. };
  86. wlan_en_reg: fixedregulator@2 {
  87. compatible = "regulator-fixed";
  88. regulator-name = "wlan-en-regulator";
  89. regulator-min-microvolt = <1800000>;
  90. regulator-max-microvolt = <1800000>;
  91. startup-delay-us = <70000>;
  92. /* WL_EN */
  93. gpio = <&gpio3 9 0>;
  94. enable-active-high;
  95. };
  96. };
  97. &am33xx_pinmux {
  98. user_leds_s0: user_leds_s0 {
  99. pinctrl-single,pins = <
  100. AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_OUTPUT, MUX_MODE7) /* (V15) gpmc_a5.gpio1[21] - USR_LED_0 */
  101. AM33XX_PADCONF(AM335X_PIN_GPMC_A6, PIN_OUTPUT, MUX_MODE7) /* (U15) gpmc_a6.gpio1[22] - USR_LED_1 */
  102. AM33XX_PADCONF(AM335X_PIN_GPMC_A7, PIN_OUTPUT, MUX_MODE7) /* (T15) gpmc_a7.gpio1[23] - USR_LED_2 */
  103. AM33XX_PADCONF(AM335X_PIN_GPMC_A8, PIN_OUTPUT, MUX_MODE7) /* (V16) gpmc_a8.gpio1[24] - USR_LED_3 */
  104. AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT, MUX_MODE7) /* (A15) xdma_event_intr0.gpio0[19] - WIFI_LED */
  105. AM33XX_PADCONF(AM335X_PIN_GPMC_ADVN_ALE, PIN_OUTPUT, MUX_MODE7) /* (R7) gpmc_advn_ale.gpio2[2] - P8.7, LED_RED, GP1_PIN_5 */
  106. AM33XX_PADCONF(AM335X_PIN_GPMC_OEN_REN, PIN_OUTPUT, MUX_MODE7) /* (T7) gpmc_oen_ren.gpio2[3] - P8.8, LED_GREEN, GP1_PIN_6 */
  107. AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_OUTPUT, MUX_MODE7) /* (U12) gpmc_ad11.gpio0[27] - P8.17, BATT_LED_1 */
  108. AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PIN_OUTPUT, MUX_MODE7) /* (T5) lcd_data15.gpio0[11] - P8.32, BATT_LED_2 */
  109. AM33XX_PADCONF(AM335X_PIN_GPMC_CSN0, PIN_OUTPUT, MUX_MODE7) /* (V6) gpmc_csn0.gpio1[29] - P8.26, BATT_LED_3 */
  110. AM33XX_PADCONF(AM335X_PIN_GPMC_AD10, PIN_OUTPUT, MUX_MODE7) /* (T11) gpmc_ad10.gpio0[26] - P8.14, BATT_LED_4 */
  111. >;
  112. };
  113. i2c2_pins: pinmux_i2c2_pins {
  114. pinctrl-single,pins = <
  115. AM33XX_PADCONF(AM335X_PIN_UART1_CTSN, PIN_INPUT_PULLUP, MUX_MODE3) /* (D18) uart1_ctsn.I2C2_SDA */
  116. AM33XX_PADCONF(AM335X_PIN_UART1_RTSN, PIN_INPUT_PULLUP, MUX_MODE3) /* (D17) uart1_rtsn.I2C2_SCL */
  117. >;
  118. };
  119. /* UT0 */
  120. uart0_pins: pinmux_uart0_pins {
  121. pinctrl-single,pins = <
  122. AM33XX_PADCONF(AM335X_PIN_UART0_RXD, PIN_INPUT_PULLUP, MUX_MODE0)
  123. AM33XX_PADCONF(AM335X_PIN_UART0_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
  124. >;
  125. };
  126. /* UT1 */
  127. uart1_pins: pinmux_uart1_pins {
  128. pinctrl-single,pins = <
  129. AM33XX_PADCONF(AM335X_PIN_UART1_RXD, PIN_INPUT_PULLUP, MUX_MODE0)
  130. AM33XX_PADCONF(AM335X_PIN_UART1_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
  131. >;
  132. };
  133. /* GPS */
  134. uart2_pins: pinmux_uart2_pins {
  135. pinctrl-single,pins = <
  136. AM33XX_PADCONF(AM335X_PIN_SPI0_SCLK, PIN_INPUT_PULLUP, MUX_MODE1) /* (A17) spi0_sclk.uart2_rxd */
  137. AM33XX_PADCONF(AM335X_PIN_SPI0_D0, PIN_OUTPUT_PULLDOWN, MUX_MODE1) /* (B17) spi0_d0.uart2_txd */
  138. >;
  139. };
  140. /* DSM2 */
  141. uart4_pins: pinmux_uart4_pins {
  142. pinctrl-single,pins = <
  143. AM33XX_PADCONF(AM335X_PIN_GPMC_WAIT0, PIN_INPUT_PULLUP, MUX_MODE6) /* (T17) gpmc_wait0.uart4_rxd */
  144. >;
  145. };
  146. /* UT5 */
  147. uart5_pins: pinmux_uart5_pins {
  148. pinctrl-single,pins = <
  149. AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PIN_INPUT_PULLUP, MUX_MODE4) /* (U2) lcd_data9.uart5_rxd */
  150. AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PIN_OUTPUT_PULLDOWN, MUX_MODE4) /* (U1) lcd_data8.uart5_txd */
  151. >;
  152. };
  153. mmc1_pins: pinmux_mmc1_pins {
  154. pinctrl-single,pins = <
  155. AM33XX_PADCONF(AM335X_PIN_SPI0_CS1, PIN_INPUT, MUX_MODE7) /* (C15) spi0_cs1.gpio0[6] */
  156. >;
  157. };
  158. mmc2_pins: pinmux_mmc2_pins {
  159. pinctrl-single,pins = <
  160. AM33XX_PADCONF(AM335X_PIN_GPMC_CSN1, PIN_INPUT_PULLUP, MUX_MODE2) /* (U9) gpmc_csn1.mmc1_clk */
  161. AM33XX_PADCONF(AM335X_PIN_GPMC_CSN2, PIN_INPUT_PULLUP, MUX_MODE2) /* (V9) gpmc_csn2.mmc1_cmd */
  162. AM33XX_PADCONF(AM335X_PIN_GPMC_AD0, PIN_INPUT_PULLUP, MUX_MODE1) /* (U7) gpmc_ad0.mmc1_dat0 */
  163. AM33XX_PADCONF(AM335X_PIN_GPMC_AD1, PIN_INPUT_PULLUP, MUX_MODE1) /* (V7) gpmc_ad1.mmc1_dat1 */
  164. AM33XX_PADCONF(AM335X_PIN_GPMC_AD2, PIN_INPUT_PULLUP, MUX_MODE1) /* (R8) gpmc_ad2.mmc1_dat2 */
  165. AM33XX_PADCONF(AM335X_PIN_GPMC_AD3, PIN_INPUT_PULLUP, MUX_MODE1) /* (T8) gpmc_ad3.mmc1_dat3 */
  166. AM33XX_PADCONF(AM335X_PIN_GPMC_AD4, PIN_INPUT_PULLUP, MUX_MODE1) /* (U8) gpmc_ad4.mmc1_dat4 */
  167. AM33XX_PADCONF(AM335X_PIN_GPMC_AD5, PIN_INPUT_PULLUP, MUX_MODE1) /* (V8) gpmc_ad5.mmc1_dat5 */
  168. AM33XX_PADCONF(AM335X_PIN_GPMC_AD6, PIN_INPUT_PULLUP, MUX_MODE1) /* (R9) gpmc_ad6.mmc1_dat6 */
  169. AM33XX_PADCONF(AM335X_PIN_GPMC_AD7, PIN_INPUT_PULLUP, MUX_MODE1) /* (T9) gpmc_ad7.mmc1_dat7 */
  170. >;
  171. };
  172. mmc3_pins: pinmux_mmc3_pins {
  173. pinctrl-single,pins = <
  174. AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLUP, MUX_MODE6) /* (L15) gmii1_rxd1.mmc2_clk */
  175. AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_INPUT_PULLUP, MUX_MODE6) /* (J16) gmii1_txen.mmc2_cmd */
  176. AM33XX_PADCONF(AM335X_PIN_MII1_RX_DV, PIN_INPUT_PULLUP, MUX_MODE5) /* (J17) gmii1_rxdv.mmc2_dat0 */
  177. AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_INPUT_PULLUP, MUX_MODE5) /* (J18) gmii1_txd3.mmc2_dat1 */
  178. AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_INPUT_PULLUP, MUX_MODE5) /* (K15) gmii1_txd2.mmc2_dat2 */
  179. AM33XX_PADCONF(AM335X_PIN_MII1_COL, PIN_INPUT_PULLUP, MUX_MODE5) /* (H16) gmii1_col.mmc2_dat3 */
  180. >;
  181. };
  182. bt_pins: pinmux_bt_pins {
  183. pinctrl-single,pins = <
  184. AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_OUTPUT_PULLUP, MUX_MODE7) /* (K17) gmii1_txd0.gpio0[28] - BT_EN */
  185. >;
  186. };
  187. uart3_pins: pinmux_uart3_pins {
  188. pinctrl-single,pins = <
  189. AM33XX_PADCONF(AM335X_PIN_MII1_RXD3, PIN_INPUT_PULLUP, MUX_MODE1) /* (L17) gmii1_rxd3.uart3_rxd */
  190. AM33XX_PADCONF(AM335X_PIN_MII1_RXD2, PIN_OUTPUT_PULLDOWN, MUX_MODE1) /* (L16) gmii1_rxd2.uart3_txd */
  191. AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT, MUX_MODE3) /* (M17) mdio_data.uart3_ctsn */
  192. AM33XX_PADCONF(AM335X_PIN_MDC, PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* (M18) mdio_clk.uart3_rtsn */
  193. >;
  194. };
  195. wl18xx_pins: pinmux_wl18xx_pins {
  196. pinctrl-single,pins = <
  197. AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* (K18) gmii1_txclk.gpio3[9] - WL_EN */
  198. AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_INPUT_PULLDOWN, MUX_MODE7) /* (K16) gmii1_txd1.gpio0[21] - WL_IRQ */
  199. AM33XX_PADCONF(AM335X_PIN_MII1_RX_CLK, PIN_OUTPUT_PULLUP, MUX_MODE7) /* (L18) gmii1_rxclk.gpio3[10] - LS_BUF_EN */
  200. >;
  201. };
  202. /* DCAN */
  203. dcan1_pins: pinmux_dcan1_pins {
  204. pinctrl-single,pins = <
  205. AM33XX_PADCONF(AM335X_PIN_UART0_RTSN, PIN_INPUT, MUX_MODE2) /* (E17) uart0_rtsn.dcan1_rx */
  206. AM33XX_PADCONF(AM335X_PIN_UART0_CTSN, PIN_OUTPUT, MUX_MODE2) /* (E18) uart0_ctsn.dcan1_tx */
  207. AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_OUTPUT, MUX_MODE7) /* (M16) gmii1_rxd0.gpio2[21] */
  208. >;
  209. };
  210. /* E1 */
  211. eqep0_pins: pinmux_eqep0_pins {
  212. pinctrl-single,pins = <
  213. AM33XX_PADCONF(AM335X_PIN_MCASP0_AXR0, PIN_INPUT, MUX_MODE1) /* (B12) mcasp0_aclkr.eQEP0A_in */
  214. AM33XX_PADCONF(AM335X_PIN_MCASP0_FSR, PIN_INPUT, MUX_MODE1) /* (C13) mcasp0_fsr.eQEP0B_in */
  215. >;
  216. };
  217. /* E2 */
  218. eqep1_pins: pinmux_eqep1_pins {
  219. pinctrl-single,pins = <
  220. AM33XX_PADCONF(AM335X_PIN_LCD_DATA12, PIN_INPUT, MUX_MODE2) /* (V2) lcd_data12.eQEP1A_in */
  221. AM33XX_PADCONF(AM335X_PIN_LCD_DATA13, PIN_INPUT, MUX_MODE2) /* (V3) lcd_data13.eQEP1B_in */
  222. >;
  223. };
  224. /* E3 */
  225. eqep2_pins: pinmux_eqep2_pins {
  226. pinctrl-single,pins = <
  227. AM33XX_PADCONF(AM335X_PIN_GPMC_AD12, PIN_INPUT, MUX_MODE4) /* (T12) gpmc_ad12.eQEP2A_in */
  228. AM33XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT, MUX_MODE4) /* (R12) gpmc_ad13.eQEP2B_in */
  229. >;
  230. };
  231. };
  232. &uart0 {
  233. pinctrl-names = "default";
  234. pinctrl-0 = <&uart0_pins>;
  235. status = "okay";
  236. };
  237. &uart1 {
  238. pinctrl-names = "default";
  239. pinctrl-0 = <&uart1_pins>;
  240. status = "okay";
  241. };
  242. &uart2 {
  243. pinctrl-names = "default";
  244. pinctrl-0 = <&uart2_pins>;
  245. status = "okay";
  246. };
  247. &uart4 {
  248. pinctrl-names = "default";
  249. pinctrl-0 = <&uart4_pins>;
  250. status = "okay";
  251. };
  252. &uart5 {
  253. pinctrl-names = "default";
  254. pinctrl-0 = <&uart5_pins>;
  255. status = "okay";
  256. };
  257. &usb0 {
  258. dr_mode = "peripheral";
  259. interrupts-extended = <&intc 18 &tps 0>;
  260. interrupt-names = "mc", "vbus";
  261. };
  262. &usb1 {
  263. dr_mode = "host";
  264. };
  265. &i2c0 {
  266. baseboard_eeprom: baseboard_eeprom@50 {
  267. compatible = "atmel,24c256";
  268. reg = <0x50>;
  269. #address-cells = <1>;
  270. #size-cells = <1>;
  271. baseboard_data: baseboard_data@0 {
  272. reg = <0 0x100>;
  273. };
  274. };
  275. };
  276. &i2c2 {
  277. pinctrl-names = "default";
  278. pinctrl-0 = <&i2c2_pins>;
  279. status = "okay";
  280. clock-frequency = <400000>;
  281. mpu9250@68 {
  282. compatible = "invensense,mpu9250";
  283. reg = <0x68>;
  284. interrupt-parent = <&gpio3>;
  285. interrupts = <21 IRQ_TYPE_EDGE_RISING>;
  286. i2c-gate {
  287. #address-cells = <1>;
  288. #size-cells = <0>;
  289. ax8975@c {
  290. compatible = "asahi-kasei,ak8975";
  291. reg = <0x0c>;
  292. };
  293. };
  294. };
  295. pressure@76 {
  296. compatible = "bosch,bmp280";
  297. reg = <0x76>;
  298. };
  299. };
  300. /include/ "tps65217.dtsi"
  301. &tps {
  302. /delete-property/ ti,pmic-shutdown-controller;
  303. charger {
  304. interrupts = <0>, <1>;
  305. interrupt-names = "USB", "AC";
  306. status = "okay";
  307. };
  308. };
  309. &mmc1 {
  310. status = "okay";
  311. vmmc-supply = <&vmmcsd_fixed>;
  312. bus-width = <4>;
  313. pinctrl-names = "default";
  314. pinctrl-0 = <&mmc1_pins>;
  315. cd-gpios = <&gpio0 6 GPIO_ACTIVE_LOW>;
  316. };
  317. &mmc2 {
  318. status = "okay";
  319. vmmc-supply = <&vmmcsd_fixed>;
  320. bus-width = <8>;
  321. pinctrl-names = "default";
  322. pinctrl-0 = <&mmc2_pins>;
  323. };
  324. &mmc3 {
  325. dmas = <&edma_xbar 12 0 1
  326. &edma_xbar 13 0 2>;
  327. dma-names = "tx", "rx";
  328. status = "okay";
  329. vmmc-supply = <&wlan_en_reg>;
  330. bus-width = <4>;
  331. non-removable;
  332. cap-power-off-card;
  333. keep-power-in-suspend;
  334. pinctrl-names = "default";
  335. pinctrl-0 = <&mmc3_pins &wl18xx_pins>;
  336. #address-cells = <1>;
  337. #size-cells = <0>;
  338. wlcore: wlcore@2 {
  339. compatible = "ti,wl1835";
  340. reg = <2>;
  341. interrupt-parent = <&gpio0>;
  342. interrupts = <21 IRQ_TYPE_EDGE_RISING>;
  343. };
  344. };
  345. &tscadc {
  346. status = "okay";
  347. adc {
  348. ti,adc-channels = <0 1 2 3 4 5 6 7>;
  349. };
  350. };
  351. &uart3 {
  352. pinctrl-names = "default";
  353. pinctrl-0 = <&uart3_pins &bt_pins>;
  354. status = "okay";
  355. bluetooth {
  356. compatible = "ti,wl1835-st";
  357. enable-gpios = <&gpio0 28 GPIO_ACTIVE_HIGH>;
  358. };
  359. };
  360. &rtc {
  361. system-power-controller;
  362. clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl AM3_CLK_24MHZ_CLKDIV32K_CLKCTRL 0>;
  363. clock-names = "ext-clk", "int-clk";
  364. };
  365. &dcan1 {
  366. pinctrl-names = "default";
  367. pinctrl-0 = <&dcan1_pins>;
  368. status = "okay";
  369. };
  370. &gpio0 {
  371. gpio-line-names =
  372. "UART3_CTS", /* M17 */
  373. "UART3_RTS", /* M18 */
  374. "UART2_RX", /* A17 */
  375. "UART2_TX", /* B17 */
  376. "I2C1_SDA", /* B16 */
  377. "I2C1_SCL", /* A16 */
  378. "MMC0_CD", /* C15 */
  379. "SPI1_SS2", /* C18 */
  380. "EQEP_1A", /* V2 */
  381. "EQEP_1B", /* V3 */
  382. "MDIR_2B", /* V4 */
  383. "BATT_LED_2", /* T5 */
  384. "I2C2_SDA", /* D18 */
  385. "I2C2_SCL", /* D17 */
  386. "UART1_RX", /* D16 */
  387. "UART1_TX", /* D15 */
  388. "MMC2_DAT1", /* J18 */
  389. "MMC2_DAT2", /* K15 */
  390. "NC", /* F16 */
  391. "WIFI_LED", /* A15 */
  392. "MOT_STBY", /* D14 */
  393. "WLAN_IRQ", /* K16 */
  394. "PWM_2A", /* U10 */
  395. "PWM_2B", /* T10 */
  396. "",
  397. "",
  398. "BATT_LED_4", /* T11 */
  399. "BATT_LED_1", /* U12 */
  400. "BT_EN", /* K17 */
  401. "SPI1_SS1", /* H18 */
  402. "UART4_RX", /* T17 */
  403. "MDIR_1B"; /* U17 */
  404. };
  405. &gpio1 {
  406. gpio-line-names =
  407. "MMC1_DAT0", /* U7 */
  408. "MMC1_DAT1", /* V7 */
  409. "MMC1_DAT2", /* R8 */
  410. "MMC1_DAT3", /* T8 */
  411. "MMC1_DAT4", /* U8 */
  412. "MMC1_DAT5", /* V8 */
  413. "MMC1_DAT6", /* R9 */
  414. "MMC1_DAT7", /* T9 */
  415. "DCAN1_TX", /* E18 */
  416. "DCAN1_RX", /* E17 */
  417. "UART0_RX", /* E15 */
  418. "UART0_TX", /* E16 */
  419. "EQEP_2A", /* T12 */
  420. "EQEP_2B", /* R12 */
  421. "PRU_E_A", /* V13 */
  422. "PRU_E_B", /* U13 */
  423. "MDIR_2A", /* R13 */
  424. "GPIO1_17", /* V14 */
  425. "PWM_1A", /* U14 */
  426. "PWM_1B", /* T14 */
  427. "EMMC_RST", /* R14 */
  428. "USR_LED_0", /* V15 */
  429. "USR_LED_1", /* U15 */
  430. "USR_LED_2", /* T15 */
  431. "USR_LED_3", /* V16 */
  432. "GPIO1_25", /* U16 */
  433. "MCASP0_AXR0", /* T16 */
  434. "MCASP0_AXR1", /* V17 */
  435. "MCASP0_ACLKR", /* U18 */
  436. "BATT_LED_3", /* V6 */
  437. "MMC1_CLK", /* U9 */
  438. "MMC1_CMD"; /* V9 */
  439. };
  440. &gpio2 {
  441. gpio-line-names =
  442. "MDIR_1A", /* T13 */
  443. "MCASP0_FSR", /* V12 */
  444. "LED_RED", /* R7 */
  445. "LED_GREEN", /* T7 */
  446. "MODE_BTN", /* U6 */
  447. "PAUSE_BTN", /* T6 */
  448. "MDIR_4A", /* R1 */
  449. "MDIR_4B", /* R2 */
  450. "MDIR_3B", /* R3 */
  451. "MDIR_3A", /* R4 */
  452. "SVO7", /* T1 */
  453. "SVO8", /* T2 */
  454. "SVO5", /* T3 */
  455. "SVO6", /* T4 */
  456. "UART5_TX", /* U1 */
  457. "UART5_RX", /* U2 */
  458. "SERVO_EN", /* U3 */
  459. "NC", /* U4 */
  460. "UART3_RX", /* L17 */
  461. "UART3_TX", /* L16 */
  462. "MMC2_CLK", /* L15 */
  463. "DCAN1_SILENT", /* M16 */
  464. "SVO1", /* U5 */
  465. "SVO3", /* R5 */
  466. "SVO2", /* V5 */
  467. "SVO4", /* R6 */
  468. "MMC0_DAT3", /* F17 */
  469. "MMC0_DAT2", /* F18 */
  470. "MMC0_DAT1", /* G15 */
  471. "MMC0_DAT0", /* G16 */
  472. "MMC0_CLK", /* G17 */
  473. "MMC0_CMD"; /* G18 */
  474. };
  475. &gpio3 {
  476. gpio-line-names =
  477. "MMC2_DAT3", /* H16 */
  478. "GPIO3_1", /* H17 */
  479. "GPIO3_2", /* J15 */
  480. "MMC2_CMD", /* J16 */
  481. "MMC2_DAT0", /* J17 */
  482. "I2C0_SDA", /* C17 */
  483. "I2C0_SCL", /* C16 */
  484. "EMU1", /* C14 */
  485. "EMU0", /* B14 */
  486. "WL_EN", /* K18 */
  487. "WL_BT_OE", /* L18 */
  488. "",
  489. "",
  490. "NC", /* F15 */
  491. "SPI1_SCK", /* A13 */
  492. "SPI1_MISO", /* B13 */
  493. "SPI1_MOSI", /* D12 */
  494. "GPIO3_17", /* C12 */
  495. "EQEP_0A", /* B12 */
  496. "EQEP_0B", /* C13 */
  497. "GPIO3_20", /* D13 */
  498. "IMU_INT", /* A14 */
  499. "",
  500. "",
  501. "",
  502. "",
  503. "",
  504. "",
  505. "",
  506. "",
  507. "",
  508. "";
  509. ls-buf-en-hog {
  510. gpio-hog;
  511. gpios = <10 GPIO_ACTIVE_HIGH>;
  512. output-high;
  513. };
  514. };
  515. &epwmss0 {
  516. status = "okay";
  517. };
  518. &eqep0 {
  519. pinctrl-names = "default";
  520. pinctrl-0 = <&eqep0_pins>;
  521. status = "okay";
  522. };
  523. &epwmss1 {
  524. status = "okay";
  525. };
  526. &eqep1 {
  527. pinctrl-names = "default";
  528. pinctrl-0 = <&eqep1_pins>;
  529. status = "okay";
  530. };
  531. &epwmss2 {
  532. status = "okay";
  533. };
  534. &eqep2 {
  535. pinctrl-names = "default";
  536. pinctrl-0 = <&eqep2_pins>;
  537. status = "okay";
  538. };