nsimosci.dts 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2013 Synopsys, Inc. (www.synopsys.com)
  4. */
  5. /dts-v1/;
  6. /include/ "skeleton.dtsi"
  7. / {
  8. model = "snps,nsimosci";
  9. compatible = "snps,nsimosci";
  10. #address-cells = <1>;
  11. #size-cells = <1>;
  12. interrupt-parent = <&core_intc>;
  13. chosen {
  14. /* this is for console on PGU */
  15. /* bootargs = "console=tty0 consoleblank=0"; */
  16. /* this is for console on serial */
  17. bootargs = "earlycon=uart8250,mmio32,0xf0000000,115200n8 console=tty0 console=ttyS0,115200n8 consoleblank=0 debug video=640x480-24 print-fatal-signals=1";
  18. };
  19. aliases {
  20. serial0 = &uart0;
  21. };
  22. fpga {
  23. compatible = "simple-bus";
  24. #address-cells = <1>;
  25. #size-cells = <1>;
  26. /* child and parent address space 1:1 mapped */
  27. ranges;
  28. core_clk: core_clk {
  29. #clock-cells = <0>;
  30. compatible = "fixed-clock";
  31. clock-frequency = <20000000>;
  32. };
  33. core_intc: interrupt-controller {
  34. compatible = "snps,arc700-intc";
  35. interrupt-controller;
  36. #interrupt-cells = <1>;
  37. };
  38. uart0: serial@f0000000 {
  39. compatible = "ns8250";
  40. reg = <0xf0000000 0x2000>;
  41. interrupts = <11>;
  42. clock-frequency = <3686400>;
  43. baud = <115200>;
  44. reg-shift = <2>;
  45. reg-io-width = <4>;
  46. no-loopback-test = <1>;
  47. };
  48. pguclk: pguclk {
  49. #clock-cells = <0>;
  50. compatible = "fixed-clock";
  51. clock-frequency = <25175000>;
  52. };
  53. pgu@f9000000 {
  54. compatible = "snps,arcpgu";
  55. reg = <0xf9000000 0x400>;
  56. clocks = <&pguclk>;
  57. clock-names = "pxlclk";
  58. };
  59. ps2: ps2@f9001000 {
  60. compatible = "snps,arc_ps2";
  61. reg = <0xf9000400 0x14>;
  62. interrupts = <13>;
  63. interrupt-names = "arc_ps2_irq";
  64. };
  65. eth0: ethernet@f0003000 {
  66. compatible = "ezchip,nps-mgt-enet";
  67. reg = <0xf0003000 0x44>;
  68. interrupts = <7>;
  69. };
  70. arcpct0: pct {
  71. compatible = "snps,arc700-pct";
  72. };
  73. };
  74. };