53c700.rst 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. .. SPDX-License-Identifier: GPL-2.0
  2. =======================
  3. The 53c700 Driver Notes
  4. =======================
  5. General Description
  6. ===================
  7. This driver supports the 53c700 and 53c700-66 chips. It also supports
  8. the 53c710 but only in 53c700 emulation mode. It is full featured and
  9. does sync (-66 and 710 only), disconnects and tag command queueing.
  10. Since the 53c700 must be interfaced to a bus, you need to wrapper the
  11. card detector around this driver. For an example, see the
  12. NCR_D700.[ch] or lasi700.[ch] files.
  13. The comments in the 53c700.[ch] files tell you which parts you need to
  14. fill in to get the driver working.
  15. Compile Time Flags
  16. ==================
  17. A compile time flag is::
  18. CONFIG_53C700_LE_ON_BE
  19. define if the chipset must be supported in little endian mode on a big
  20. endian architecture (used for the 700 on parisc).
  21. Using the Chip Core Driver
  22. ==========================
  23. In order to plumb the 53c700 chip core driver into a working SCSI
  24. driver, you need to know three things about the way the chip is wired
  25. into your system (or expansion card).
  26. 1. The clock speed of the SCSI core
  27. 2. The interrupt line used
  28. 3. The memory (or io space) location of the 53c700 registers.
  29. Optionally, you may also need to know other things, like how to read
  30. the SCSI Id from the card bios or whether the chip is wired for
  31. differential operation.
  32. Usually you can find items 2. and 3. from general spec. documents or
  33. even by examining the configuration of a working driver under another
  34. operating system.
  35. The clock speed is usually buried deep in the technical literature.
  36. It is required because it is used to set up both the synchronous and
  37. asynchronous dividers for the chip. As a general rule of thumb,
  38. manufacturers set the clock speed at the lowest possible setting
  39. consistent with the best operation of the chip (although some choose
  40. to drive it off the CPU or bus clock rather than going to the expense
  41. of an extra clock chip). The best operation clock speeds are:
  42. ========= =====
  43. 53c700 25MHz
  44. 53c700-66 50MHz
  45. 53c710 40Mhz
  46. ========= =====
  47. Writing Your Glue Driver
  48. ========================
  49. This will be a standard SCSI driver (I don't know of a good document
  50. describing this, just copy from some other driver) with at least a
  51. detect and release entry.
  52. In the detect routine, you need to allocate a struct
  53. NCR_700_Host_Parameters sized memory area and clear it (so that the
  54. default values for everything are 0). Then you must fill in the
  55. parameters that matter to you (see below), plumb the NCR_700_intr
  56. routine into the interrupt line and call NCR_700_detect with the host
  57. template and the new parameters as arguments. You should also call
  58. the relevant request_*_region function and place the register base
  59. address into the 'base' pointer of the host parameters.
  60. In the release routine, you must free the NCR_700_Host_Parameters that
  61. you allocated, call the corresponding release_*_region and free the
  62. interrupt.
  63. Handling Interrupts
  64. -------------------
  65. In general, you should just plumb the card's interrupt line in with
  66. request_irq(irq, NCR_700_intr, <irq flags>, <driver name>, host);
  67. where host is the return from the relevant NCR_700_detect() routine.
  68. You may also write your own interrupt handling routine which calls
  69. NCR_700_intr() directly. However, you should only really do this if
  70. you have a card with more than one chip on it and you can read a
  71. register to tell which set of chips wants the interrupt.
  72. Settable NCR_700_Host_Parameters
  73. --------------------------------
  74. The following are a list of the user settable parameters:
  75. clock: (MANDATORY)
  76. Set to the clock speed of the chip in MHz.
  77. base: (MANDATORY)
  78. Set to the base of the io or mem region for the register set. On 64
  79. bit architectures this is only 32 bits wide, so the registers must be
  80. mapped into the low 32 bits of memory.
  81. pci_dev: (OPTIONAL)
  82. Set to the PCI board device. Leave NULL for a non-pci board. This is
  83. used for the pci_alloc_consistent() and pci_map_*() functions.
  84. dmode_extra: (OPTIONAL, 53c710 only)
  85. Extra flags for the DMODE register. These are used to control bus
  86. output pins on the 710. The settings should be a combination of
  87. DMODE_FC1 and DMODE_FC2. What these pins actually do is entirely up
  88. to the board designer. Usually it is safe to ignore this setting.
  89. differential: (OPTIONAL)
  90. Set to 1 if the chip drives a differential bus.
  91. force_le_on_be: (OPTIONAL, only if CONFIG_53C700_LE_ON_BE is set)
  92. Set to 1 if the chip is operating in little endian mode on a big
  93. endian architecture.
  94. chip710: (OPTIONAL)
  95. Set to 1 if the chip is a 53c710.
  96. burst_disable: (OPTIONAL, 53c710 only)
  97. Disable 8 byte bursting for DMA transfers.