dp_rx_err.c 39 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "hal_hw_headers.h"
  19. #include "dp_types.h"
  20. #include "dp_rx.h"
  21. #include "dp_peer.h"
  22. #include "dp_internal.h"
  23. #include "hal_api.h"
  24. #include "qdf_trace.h"
  25. #include "qdf_nbuf.h"
  26. #ifdef CONFIG_MCL
  27. #include <cds_ieee80211_common.h>
  28. #else
  29. #include <linux/ieee80211.h>
  30. #endif
  31. #include "dp_rx_defrag.h"
  32. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  33. #ifdef RX_DESC_DEBUG_CHECK
  34. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  35. {
  36. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC)) {
  37. return false;
  38. }
  39. rx_desc->magic = 0;
  40. return true;
  41. }
  42. #else
  43. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  44. {
  45. return true;
  46. }
  47. #endif
  48. /**
  49. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  50. * back on same vap or a different vap.
  51. *
  52. * @soc: core DP main context
  53. * @peer: dp peer handler
  54. * @rx_tlv_hdr: start of the rx TLV header
  55. * @nbuf: pkt buffer
  56. *
  57. * Return: bool (true if it is a looped back pkt else false)
  58. *
  59. */
  60. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  61. struct dp_peer *peer,
  62. uint8_t *rx_tlv_hdr,
  63. qdf_nbuf_t nbuf)
  64. {
  65. struct dp_vdev *vdev = peer->vdev;
  66. struct dp_ast_entry *ase;
  67. uint16_t sa_idx = 0;
  68. uint8_t *data;
  69. /*
  70. * Multicast Echo Check is required only if vdev is STA and
  71. * received pkt is a multicast/broadcast pkt. otherwise
  72. * skip the MEC check.
  73. */
  74. if (vdev->opmode != wlan_op_mode_sta)
  75. return false;
  76. if (!hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))
  77. return false;
  78. data = qdf_nbuf_data(nbuf);
  79. /*
  80. * if the received pkts src mac addr matches with vdev
  81. * mac address then drop the pkt as it is looped back
  82. */
  83. if (!(qdf_mem_cmp(&data[DP_MAC_ADDR_LEN],
  84. vdev->mac_addr.raw,
  85. DP_MAC_ADDR_LEN)))
  86. return true;
  87. /*
  88. * In case of qwrap isolation mode, donot drop loopback packets.
  89. * In isolation mode, all packets from the wired stations need to go
  90. * to rootap and loop back to reach the wireless stations and
  91. * vice-versa.
  92. */
  93. if (qdf_unlikely(vdev->isolation_vdev))
  94. return false;
  95. /* if the received pkts src mac addr matches with the
  96. * wired PCs MAC addr which is behind the STA or with
  97. * wireless STAs MAC addr which are behind the Repeater,
  98. * then drop the pkt as it is looped back
  99. */
  100. qdf_spin_lock_bh(&soc->ast_lock);
  101. if (hal_rx_msdu_end_sa_is_valid_get(rx_tlv_hdr)) {
  102. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  103. if ((sa_idx < 0) ||
  104. (sa_idx >= (WLAN_UMAC_PSOC_MAX_PEERS * 2))) {
  105. qdf_spin_unlock_bh(&soc->ast_lock);
  106. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  107. "invalid sa_idx: %d", sa_idx);
  108. qdf_assert_always(0);
  109. }
  110. ase = soc->ast_table[sa_idx];
  111. if (!ase) {
  112. /* We do not get a peer map event for STA and without
  113. * this event we don't know what is STA's sa_idx.
  114. * For this reason the AST is still not associated to
  115. * any index postion in ast_table.
  116. * In these kind of scenarios where sa is valid but
  117. * ast is not in ast_table, we use the below API to get
  118. * AST entry for STA's own mac_address.
  119. */
  120. ase = dp_peer_ast_hash_find(soc,
  121. &data[DP_MAC_ADDR_LEN]);
  122. }
  123. } else
  124. ase = dp_peer_ast_hash_find(soc, &data[DP_MAC_ADDR_LEN]);
  125. if (ase) {
  126. ase->ast_idx = sa_idx;
  127. soc->ast_table[sa_idx] = ase;
  128. if (ase->pdev_id != vdev->pdev->pdev_id) {
  129. qdf_spin_unlock_bh(&soc->ast_lock);
  130. QDF_TRACE(QDF_MODULE_ID_DP,
  131. QDF_TRACE_LEVEL_INFO,
  132. "Detected DBDC Root AP %pM, %d %d",
  133. &data[DP_MAC_ADDR_LEN], vdev->pdev->pdev_id,
  134. ase->pdev_id);
  135. return false;
  136. }
  137. if ((ase->type == CDP_TXRX_AST_TYPE_MEC) ||
  138. (ase->peer != peer)) {
  139. qdf_spin_unlock_bh(&soc->ast_lock);
  140. QDF_TRACE(QDF_MODULE_ID_DP,
  141. QDF_TRACE_LEVEL_INFO,
  142. "received pkt with same src mac %pM",
  143. &data[DP_MAC_ADDR_LEN]);
  144. return true;
  145. }
  146. }
  147. qdf_spin_unlock_bh(&soc->ast_lock);
  148. return false;
  149. }
  150. /**
  151. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  152. * (WBM) by address
  153. *
  154. * @soc: core DP main context
  155. * @link_desc_addr: link descriptor addr
  156. *
  157. * Return: QDF_STATUS
  158. */
  159. QDF_STATUS
  160. dp_rx_link_desc_return_by_addr(struct dp_soc *soc, void *link_desc_addr,
  161. uint8_t bm_action)
  162. {
  163. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  164. void *wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  165. void *hal_soc = soc->hal_soc;
  166. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  167. void *src_srng_desc;
  168. if (!wbm_rel_srng) {
  169. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  170. "WBM RELEASE RING not initialized");
  171. return status;
  172. }
  173. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  174. /* TODO */
  175. /*
  176. * Need API to convert from hal_ring pointer to
  177. * Ring Type / Ring Id combo
  178. */
  179. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  180. FL("HAL RING Access For WBM Release SRNG Failed - %pK"),
  181. wbm_rel_srng);
  182. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  183. goto done;
  184. }
  185. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  186. if (qdf_likely(src_srng_desc)) {
  187. /* Return link descriptor through WBM ring (SW2WBM)*/
  188. hal_rx_msdu_link_desc_set(hal_soc,
  189. src_srng_desc, link_desc_addr, bm_action);
  190. status = QDF_STATUS_SUCCESS;
  191. } else {
  192. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  193. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  194. FL("WBM Release Ring (Id %d) Full"), srng->ring_id);
  195. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  196. "HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  197. *srng->u.src_ring.hp_addr, srng->u.src_ring.reap_hp,
  198. *srng->u.src_ring.tp_addr, srng->u.src_ring.cached_tp);
  199. }
  200. done:
  201. hal_srng_access_end(hal_soc, wbm_rel_srng);
  202. return status;
  203. }
  204. /**
  205. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  206. * (WBM), following error handling
  207. *
  208. * @soc: core DP main context
  209. * @ring_desc: opaque pointer to the REO error ring descriptor
  210. *
  211. * Return: QDF_STATUS
  212. */
  213. QDF_STATUS
  214. dp_rx_link_desc_return(struct dp_soc *soc, void *ring_desc, uint8_t bm_action)
  215. {
  216. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  217. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  218. }
  219. /**
  220. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  221. *
  222. * @soc: core txrx main context
  223. * @ring_desc: opaque pointer to the REO error ring descriptor
  224. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  225. * @head: head of the local descriptor free-list
  226. * @tail: tail of the local descriptor free-list
  227. * @quota: No. of units (packets) that can be serviced in one shot.
  228. *
  229. * This function is used to drop all MSDU in an MPDU
  230. *
  231. * Return: uint32_t: No. of elements processed
  232. */
  233. static uint32_t dp_rx_msdus_drop(struct dp_soc *soc, void *ring_desc,
  234. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  235. union dp_rx_desc_list_elem_t **head,
  236. union dp_rx_desc_list_elem_t **tail,
  237. uint32_t quota)
  238. {
  239. uint32_t rx_bufs_used = 0;
  240. void *link_desc_va;
  241. struct hal_buf_info buf_info;
  242. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  243. int i;
  244. uint8_t *rx_tlv_hdr;
  245. uint32_t tid;
  246. hal_rx_reo_buf_paddr_get(ring_desc, &buf_info);
  247. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  248. /* No UNMAP required -- this is "malloc_consistent" memory */
  249. hal_rx_msdu_list_get(link_desc_va, &msdu_list,
  250. &mpdu_desc_info->msdu_count);
  251. for (i = 0; (i < mpdu_desc_info->msdu_count) && quota--; i++) {
  252. struct dp_rx_desc *rx_desc =
  253. dp_rx_cookie_2_va_rxdma_buf(soc,
  254. msdu_list.sw_cookie[i]);
  255. qdf_assert(rx_desc);
  256. if (!dp_rx_desc_check_magic(rx_desc)) {
  257. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  258. FL("Invalid rx_desc cookie=%d"),
  259. msdu_list.sw_cookie[i]);
  260. return rx_bufs_used;
  261. }
  262. rx_bufs_used++;
  263. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  264. rx_desc->rx_buf_start);
  265. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  266. "Packet received with PN error for tid :%d", tid);
  267. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  268. if (hal_rx_encryption_info_valid(rx_tlv_hdr))
  269. hal_rx_print_pn(rx_tlv_hdr);
  270. /* Just free the buffers */
  271. qdf_nbuf_free(rx_desc->nbuf);
  272. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  273. }
  274. /* Return link descriptor through WBM ring (SW2WBM)*/
  275. dp_rx_link_desc_return(soc, ring_desc, HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  276. return rx_bufs_used;
  277. }
  278. /**
  279. * dp_rx_pn_error_handle() - Handles PN check errors
  280. *
  281. * @soc: core txrx main context
  282. * @ring_desc: opaque pointer to the REO error ring descriptor
  283. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  284. * @head: head of the local descriptor free-list
  285. * @tail: tail of the local descriptor free-list
  286. * @quota: No. of units (packets) that can be serviced in one shot.
  287. *
  288. * This function implements PN error handling
  289. * If the peer is configured to ignore the PN check errors
  290. * or if DP feels, that this frame is still OK, the frame can be
  291. * re-injected back to REO to use some of the other features
  292. * of REO e.g. duplicate detection/routing to other cores
  293. *
  294. * Return: uint32_t: No. of elements processed
  295. */
  296. static uint32_t
  297. dp_rx_pn_error_handle(struct dp_soc *soc, void *ring_desc,
  298. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  299. union dp_rx_desc_list_elem_t **head,
  300. union dp_rx_desc_list_elem_t **tail,
  301. uint32_t quota)
  302. {
  303. uint16_t peer_id;
  304. uint32_t rx_bufs_used = 0;
  305. struct dp_peer *peer;
  306. bool peer_pn_policy = false;
  307. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  308. mpdu_desc_info->peer_meta_data);
  309. peer = dp_peer_find_by_id(soc, peer_id);
  310. if (qdf_likely(peer)) {
  311. /*
  312. * TODO: Check for peer specific policies & set peer_pn_policy
  313. */
  314. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  315. "discard rx due to PN error for peer %pK "
  316. "(%02x:%02x:%02x:%02x:%02x:%02x)\n",
  317. peer,
  318. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  319. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  320. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  321. }
  322. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  323. "Packet received with PN error");
  324. /* No peer PN policy -- definitely drop */
  325. if (!peer_pn_policy)
  326. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  327. mpdu_desc_info,
  328. head, tail, quota);
  329. return rx_bufs_used;
  330. }
  331. /**
  332. * dp_rx_2k_jump_handle() - Handles Sequence Number Jump by 2K
  333. *
  334. * @soc: core txrx main context
  335. * @ring_desc: opaque pointer to the REO error ring descriptor
  336. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  337. * @head: head of the local descriptor free-list
  338. * @tail: tail of the local descriptor free-list
  339. * @quota: No. of units (packets) that can be serviced in one shot.
  340. *
  341. * This function implements the error handling when sequence number
  342. * of the MPDU jumps suddenly by 2K.Today there are 2 cases that
  343. * need to be handled:
  344. * A) CSN (Current Sequence Number) = Last Valid SN (LSN) + 2K
  345. * B) CSN = LSN + 2K, but falls within a "BA sized window" of the SSN
  346. * For case A) the protocol stack is invoked to generate DELBA/DEAUTH frame
  347. * For case B), the frame is normally dropped, no more action is taken
  348. *
  349. * Return: uint32_t: No. of elements processed
  350. */
  351. static uint32_t
  352. dp_rx_2k_jump_handle(struct dp_soc *soc, void *ring_desc,
  353. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  354. union dp_rx_desc_list_elem_t **head,
  355. union dp_rx_desc_list_elem_t **tail,
  356. uint32_t quota)
  357. {
  358. return dp_rx_msdus_drop(soc, ring_desc, mpdu_desc_info,
  359. head, tail, quota);
  360. }
  361. /**
  362. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  363. * to pdev invalid peer list
  364. *
  365. * @soc: core DP main context
  366. * @nbuf: Buffer pointer
  367. * @rx_tlv_hdr: start of rx tlv header
  368. * @mac_id: mac id
  369. *
  370. * Return: bool: true for last msdu of mpdu
  371. */
  372. static bool
  373. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  374. uint8_t mac_id)
  375. {
  376. bool mpdu_done = false;
  377. qdf_nbuf_t curr_nbuf = NULL;
  378. qdf_nbuf_t tmp_nbuf = NULL;
  379. /* TODO: Currently only single radio is supported, hence
  380. * pdev hard coded to '0' index
  381. */
  382. struct dp_pdev *dp_pdev = soc->pdev_list[mac_id];
  383. if (!dp_pdev->first_nbuf) {
  384. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  385. dp_pdev->ppdu_id = HAL_RX_HW_DESC_GET_PPDUID_GET(rx_tlv_hdr);
  386. dp_pdev->first_nbuf = true;
  387. /* If the new nbuf received is the first msdu of the
  388. * amsdu and there are msdus in the invalid peer msdu
  389. * list, then let us free all the msdus of the invalid
  390. * peer msdu list.
  391. * This scenario can happen when we start receiving
  392. * new a-msdu even before the previous a-msdu is completely
  393. * received.
  394. */
  395. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  396. while (curr_nbuf) {
  397. tmp_nbuf = curr_nbuf->next;
  398. qdf_nbuf_free(curr_nbuf);
  399. curr_nbuf = tmp_nbuf;
  400. }
  401. dp_pdev->invalid_peer_head_msdu = NULL;
  402. dp_pdev->invalid_peer_tail_msdu = NULL;
  403. hal_rx_mon_hw_desc_get_mpdu_status(soc->hal_soc, rx_tlv_hdr,
  404. &(dp_pdev->ppdu_info.rx_status));
  405. }
  406. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(rx_tlv_hdr) &&
  407. hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  408. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  409. qdf_assert_always(dp_pdev->first_nbuf == true);
  410. dp_pdev->first_nbuf = false;
  411. mpdu_done = true;
  412. }
  413. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  414. dp_pdev->invalid_peer_tail_msdu,
  415. nbuf);
  416. return mpdu_done;
  417. }
  418. /**
  419. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  420. * descriptor violation on either a
  421. * REO or WBM ring
  422. *
  423. * @soc: core DP main context
  424. * @nbuf: buffer pointer
  425. * @rx_tlv_hdr: start of rx tlv header
  426. * @pool_id: mac id
  427. *
  428. * This function handles NULL queue descriptor violations arising out
  429. * a missing REO queue for a given peer or a given TID. This typically
  430. * may happen if a packet is received on a QOS enabled TID before the
  431. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  432. * it may also happen for MC/BC frames if they are not routed to the
  433. * non-QOS TID queue, in the absence of any other default TID queue.
  434. * This error can show up both in a REO destination or WBM release ring.
  435. *
  436. */
  437. static void
  438. dp_rx_null_q_desc_handle(struct dp_soc *soc,
  439. qdf_nbuf_t nbuf,
  440. uint8_t *rx_tlv_hdr,
  441. uint8_t pool_id)
  442. {
  443. uint32_t pkt_len, l2_hdr_offset;
  444. uint16_t msdu_len;
  445. struct dp_vdev *vdev;
  446. uint16_t peer_id = 0xFFFF;
  447. struct dp_peer *peer = NULL;
  448. uint8_t tid;
  449. qdf_nbuf_set_rx_chfrag_start(nbuf,
  450. hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr));
  451. qdf_nbuf_set_rx_chfrag_end(nbuf,
  452. hal_rx_msdu_end_last_msdu_get(rx_tlv_hdr));
  453. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  454. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  455. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  456. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  457. FL("Len %d Extn list %pK "),
  458. (uint32_t)qdf_nbuf_len(nbuf),
  459. qdf_nbuf_get_ext_list(nbuf));
  460. /* Set length in nbuf */
  461. if (!qdf_nbuf_get_ext_list(nbuf))
  462. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  463. /*
  464. * Check if DMA completed -- msdu_done is the last bit
  465. * to be written
  466. */
  467. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  468. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  469. FL("MSDU DONE failure"));
  470. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  471. QDF_TRACE_LEVEL_INFO);
  472. qdf_assert(0);
  473. }
  474. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  475. peer = dp_peer_find_by_id(soc, peer_id);
  476. if (!peer) {
  477. bool mpdu_done = false;
  478. struct dp_pdev *pdev = soc->pdev_list[pool_id];
  479. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP, "peer is NULL");
  480. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  481. /* Trigger invalid peer handler wrapper */
  482. dp_rx_process_invalid_peer_wrapper(soc, nbuf, mpdu_done);
  483. if (mpdu_done) {
  484. pdev->invalid_peer_head_msdu = NULL;
  485. pdev->invalid_peer_tail_msdu = NULL;
  486. }
  487. return;
  488. }
  489. vdev = peer->vdev;
  490. if (!vdev) {
  491. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  492. FL("INVALID vdev %pK OR osif_rx"), vdev);
  493. /* Drop & free packet */
  494. qdf_nbuf_free(nbuf);
  495. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  496. return;
  497. }
  498. /*
  499. * Advance the packet start pointer by total size of
  500. * pre-header TLV's
  501. */
  502. if (qdf_nbuf_get_ext_list(nbuf))
  503. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  504. else
  505. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  506. if (dp_rx_mcast_echo_check(soc, peer, rx_tlv_hdr, nbuf)) {
  507. /* this is a looped back MCBC pkt, drop it */
  508. qdf_nbuf_free(nbuf);
  509. return;
  510. }
  511. /*
  512. * In qwrap mode if the received packet matches with any of the vdev
  513. * mac addresses, drop it. Donot receive multicast packets originated
  514. * from any proxysta.
  515. */
  516. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  517. qdf_nbuf_free(nbuf);
  518. return;
  519. }
  520. if (qdf_unlikely((peer->nawds_enabled == true) &&
  521. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  522. QDF_TRACE(QDF_MODULE_ID_DP,
  523. QDF_TRACE_LEVEL_DEBUG,
  524. "%s free buffer for multicast packet",
  525. __func__);
  526. DP_STATS_INC(peer, rx.nawds_mcast_drop, 1);
  527. qdf_nbuf_free(nbuf);
  528. return;
  529. }
  530. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer,
  531. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  532. QDF_TRACE(QDF_MODULE_ID_DP,
  533. QDF_TRACE_LEVEL_ERROR,
  534. FL("mcast Policy Check Drop pkt"));
  535. /* Drop & free packet */
  536. qdf_nbuf_free(nbuf);
  537. return;
  538. }
  539. /* WDS Source Port Learning */
  540. if (qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  541. vdev->wds_enabled))
  542. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, peer, nbuf);
  543. if (hal_rx_mpdu_start_mpdu_qos_control_valid_get(rx_tlv_hdr)) {
  544. /* TODO: Assuming that qos_control_valid also indicates
  545. * unicast. Should we check this?
  546. */
  547. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  548. if (peer &&
  549. peer->rx_tid[tid].hw_qdesc_vaddr_unaligned == NULL) {
  550. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  551. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  552. }
  553. }
  554. #ifdef QCA_WIFI_NAPIER_EMULATION /* Debug code, remove later */
  555. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  556. "%s: p_id %d msdu_len %d hdr_off %d",
  557. __func__, peer_id, msdu_len, l2_hdr_offset);
  558. print_hex_dump(KERN_ERR, "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  559. qdf_nbuf_data(nbuf), 128, false);
  560. #endif /* NAPIER_EMULATION */
  561. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  562. qdf_nbuf_set_next(nbuf, NULL);
  563. dp_rx_deliver_raw(vdev, nbuf, peer);
  564. } else {
  565. if (qdf_unlikely(peer->bss_peer)) {
  566. QDF_TRACE(QDF_MODULE_ID_DP,
  567. QDF_TRACE_LEVEL_INFO,
  568. FL("received pkt with same src MAC"));
  569. /* Drop & free packet */
  570. qdf_nbuf_free(nbuf);
  571. return;
  572. }
  573. if (vdev->osif_rx) {
  574. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  575. FL("vdev %pK osif_rx %pK"), vdev,
  576. vdev->osif_rx);
  577. qdf_nbuf_set_next(nbuf, NULL);
  578. vdev->osif_rx(vdev->osif_vdev, nbuf);
  579. DP_STATS_INCC_PKT(vdev->pdev, rx.multicast, 1,
  580. qdf_nbuf_len(nbuf),
  581. hal_rx_msdu_end_da_is_mcbc_get(
  582. rx_tlv_hdr));
  583. DP_STATS_INC_PKT(vdev->pdev, rx.to_stack, 1,
  584. qdf_nbuf_len(nbuf));
  585. } else {
  586. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  587. FL("INVALID vdev %pK OR osif_rx"), vdev);
  588. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  589. }
  590. }
  591. return;
  592. }
  593. /**
  594. * dp_rx_err_deliver() - Function to deliver error frames to OS
  595. *
  596. * @soc: core DP main context
  597. * @rx_desc : pointer to the sw rx descriptor
  598. * @head: pointer to head of rx descriptors to be added to free list
  599. * @tail: pointer to tail of rx descriptors to be added to free list
  600. * quota: upper limit of descriptors that can be reaped
  601. *
  602. * Return: uint32_t: No. of Rx buffers reaped
  603. */
  604. static void
  605. dp_rx_err_deliver(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  606. {
  607. uint32_t pkt_len, l2_hdr_offset;
  608. uint16_t msdu_len;
  609. struct dp_vdev *vdev;
  610. uint16_t peer_id = 0xFFFF;
  611. struct dp_peer *peer = NULL;
  612. struct ether_header *eh;
  613. bool isBroadcast;
  614. /*
  615. * Check if DMA completed -- msdu_done is the last bit
  616. * to be written
  617. */
  618. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  619. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  620. FL("MSDU DONE failure"));
  621. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  622. QDF_TRACE_LEVEL_INFO);
  623. qdf_assert(0);
  624. }
  625. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  626. peer = dp_peer_find_by_id(soc, peer_id);
  627. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  628. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  629. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  630. /* Set length in nbuf */
  631. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  632. qdf_nbuf_set_next(nbuf, NULL);
  633. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  634. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  635. if (!peer) {
  636. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  637. FL("peer is NULL"));
  638. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  639. qdf_nbuf_len(nbuf));
  640. /* Trigger invalid peer handler wrapper */
  641. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true);
  642. return;
  643. }
  644. vdev = peer->vdev;
  645. if (!vdev) {
  646. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  647. FL("INVALID vdev %pK OR osif_rx"), vdev);
  648. /* Drop & free packet */
  649. qdf_nbuf_free(nbuf);
  650. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  651. return;
  652. }
  653. /* Drop & free packet if mesh mode not enabled */
  654. if (!vdev->mesh_vdev) {
  655. qdf_nbuf_free(nbuf);
  656. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  657. return;
  658. }
  659. /*
  660. * Advance the packet start pointer by total size of
  661. * pre-header TLV's
  662. */
  663. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  664. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  665. == QDF_STATUS_SUCCESS) {
  666. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_MED,
  667. FL("mesh pkt filtered"));
  668. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  669. qdf_nbuf_free(nbuf);
  670. return;
  671. }
  672. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  673. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr) &&
  674. (vdev->rx_decap_type ==
  675. htt_cmn_pkt_type_ethernet))) {
  676. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  677. isBroadcast = (IEEE80211_IS_BROADCAST
  678. (eh->ether_dhost)) ? 1 : 0 ;
  679. if (isBroadcast) {
  680. DP_STATS_INC_PKT(peer, rx.bcast, 1,
  681. qdf_nbuf_len(nbuf));
  682. }
  683. }
  684. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  685. dp_rx_deliver_raw(vdev, nbuf, peer);
  686. } else {
  687. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  688. vdev->osif_rx(vdev->osif_vdev, nbuf);
  689. }
  690. return;
  691. }
  692. /**
  693. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  694. * @soc: DP SOC handle
  695. * @rx_desc : pointer to the sw rx descriptor
  696. * @head: pointer to head of rx descriptors to be added to free list
  697. * @tail: pointer to tail of rx descriptors to be added to free list
  698. *
  699. * return: void
  700. */
  701. void
  702. dp_rx_process_mic_error(struct dp_soc *soc,
  703. qdf_nbuf_t nbuf,
  704. uint8_t *rx_tlv_hdr)
  705. {
  706. struct dp_vdev *vdev = NULL;
  707. struct dp_pdev *pdev = NULL;
  708. struct ol_if_ops *tops = NULL;
  709. struct ieee80211_frame *wh;
  710. uint8_t *rx_pkt_hdr;
  711. struct dp_peer *peer;
  712. uint16_t peer_id, rx_seq, fragno;
  713. unsigned int tid;
  714. QDF_STATUS status;
  715. if (!hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr))
  716. return;
  717. rx_pkt_hdr = hal_rx_pkt_hdr_get(qdf_nbuf_data(nbuf));
  718. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  719. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  720. peer = dp_peer_find_by_id(soc, peer_id);
  721. if (!peer) {
  722. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  723. "peer not found");
  724. goto fail;
  725. }
  726. vdev = peer->vdev;
  727. if (!vdev) {
  728. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  729. "VDEV not found");
  730. goto fail;
  731. }
  732. pdev = vdev->pdev;
  733. if (!pdev) {
  734. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  735. "PDEV not found");
  736. goto fail;
  737. }
  738. tid = hal_rx_mpdu_start_tid_get(qdf_nbuf_data(nbuf));
  739. rx_seq = (((*(uint16_t *)wh->i_seq) &
  740. IEEE80211_SEQ_SEQ_MASK) >>
  741. IEEE80211_SEQ_SEQ_SHIFT);
  742. fragno = dp_rx_frag_get_mpdu_frag_number(qdf_nbuf_data(nbuf));
  743. /* Can get only last fragment */
  744. if (fragno) {
  745. status = dp_rx_defrag_add_last_frag(soc, peer,
  746. tid, rx_seq, nbuf);
  747. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  748. "%s: Frag pkt seq# %d frag# %d consumed status %d !\n",
  749. __func__, rx_seq, fragno, status);
  750. return;
  751. }
  752. tops = pdev->soc->cdp_soc.ol_ops;
  753. if (tops->rx_mic_error)
  754. tops->rx_mic_error(pdev->ctrl_pdev, vdev->vdev_id, wh);
  755. fail:
  756. qdf_nbuf_free(nbuf);
  757. return;
  758. }
  759. /**
  760. * dp_rx_err_process() - Processes error frames routed to REO error ring
  761. *
  762. * @soc: core txrx main context
  763. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  764. * @quota: No. of units (packets) that can be serviced in one shot.
  765. *
  766. * This function implements error processing and top level demultiplexer
  767. * for all the frames routed to REO error ring.
  768. *
  769. * Return: uint32_t: No. of elements processed
  770. */
  771. uint32_t
  772. dp_rx_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  773. {
  774. void *hal_soc;
  775. void *ring_desc;
  776. union dp_rx_desc_list_elem_t *head = NULL;
  777. union dp_rx_desc_list_elem_t *tail = NULL;
  778. uint32_t rx_bufs_used = 0;
  779. uint8_t buf_type;
  780. uint8_t error, rbm;
  781. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  782. struct hal_buf_info hbi;
  783. struct dp_pdev *dp_pdev;
  784. struct dp_srng *dp_rxdma_srng;
  785. struct rx_desc_pool *rx_desc_pool;
  786. uint32_t cookie = 0;
  787. void *link_desc_va;
  788. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  789. uint16_t num_msdus;
  790. /* Debug -- Remove later */
  791. qdf_assert(soc && hal_ring);
  792. hal_soc = soc->hal_soc;
  793. /* Debug -- Remove later */
  794. qdf_assert(hal_soc);
  795. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  796. /* TODO */
  797. /*
  798. * Need API to convert from hal_ring pointer to
  799. * Ring Type / Ring Id combo
  800. */
  801. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  803. FL("HAL RING Access Failed -- %pK"), hal_ring);
  804. goto done;
  805. }
  806. while (qdf_likely(quota-- && (ring_desc =
  807. hal_srng_dst_get_next(hal_soc, hal_ring)))) {
  808. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  809. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  810. qdf_assert(error == HAL_REO_ERROR_DETECTED);
  811. buf_type = HAL_RX_REO_BUF_TYPE_GET(ring_desc);
  812. /*
  813. * For REO error ring, expect only MSDU LINK DESC
  814. */
  815. qdf_assert_always(buf_type == HAL_RX_REO_MSDU_LINK_DESC_TYPE);
  816. cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  817. /*
  818. * check for the magic number in the sw cookie
  819. */
  820. qdf_assert_always((cookie >> LINK_DESC_ID_SHIFT) &
  821. LINK_DESC_ID_START);
  822. /*
  823. * Check if the buffer is to be processed on this processor
  824. */
  825. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  826. hal_rx_reo_buf_paddr_get(ring_desc, &hbi);
  827. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  828. hal_rx_msdu_list_get(link_desc_va, &msdu_list, &num_msdus);
  829. if (qdf_unlikely((msdu_list.rbm[0] != DP_WBM2SW_RBM) &&
  830. (msdu_list.rbm[0] !=
  831. HAL_RX_BUF_RBM_WBM_IDLE_DESC_LIST))) {
  832. /* TODO */
  833. /* Call appropriate handler */
  834. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  835. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  836. FL("Invalid RBM %d"), msdu_list.rbm[0]);
  837. /* Return link descriptor through WBM ring (SW2WBM)*/
  838. dp_rx_link_desc_return(soc, ring_desc,
  839. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  840. continue;
  841. }
  842. /* Get the MPDU DESC info */
  843. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  844. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  845. /* TODO */
  846. rx_bufs_used += dp_rx_frag_handle(soc,
  847. ring_desc, &mpdu_desc_info,
  848. &head, &tail, quota);
  849. DP_STATS_INC(soc, rx.rx_frags, 1);
  850. continue;
  851. }
  852. if (hal_rx_reo_is_pn_error(ring_desc)) {
  853. /* TOD0 */
  854. DP_STATS_INC(soc,
  855. rx.err.
  856. reo_error[HAL_REO_ERR_PN_CHECK_FAILED],
  857. 1);
  858. rx_bufs_used += dp_rx_pn_error_handle(soc,
  859. ring_desc, &mpdu_desc_info,
  860. &head, &tail, quota);
  861. continue;
  862. }
  863. if (hal_rx_reo_is_2k_jump(ring_desc)) {
  864. /* TOD0 */
  865. DP_STATS_INC(soc,
  866. rx.err.
  867. reo_error[HAL_REO_ERR_REGULAR_FRAME_2K_JUMP],
  868. 1);
  869. rx_bufs_used += dp_rx_2k_jump_handle(soc,
  870. ring_desc, &mpdu_desc_info,
  871. &head, &tail, quota);
  872. continue;
  873. }
  874. }
  875. done:
  876. hal_srng_access_end(hal_soc, hal_ring);
  877. if (soc->rx.flags.defrag_timeout_check)
  878. dp_rx_defrag_waitlist_flush(soc);
  879. /* Assume MAC id = 0, owner = 0 */
  880. if (rx_bufs_used) {
  881. dp_pdev = soc->pdev_list[0];
  882. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  883. rx_desc_pool = &soc->rx_desc_buf[0];
  884. dp_rx_buffers_replenish(soc, 0, dp_rxdma_srng, rx_desc_pool,
  885. rx_bufs_used, &head, &tail);
  886. }
  887. return rx_bufs_used; /* Assume no scale factor for now */
  888. }
  889. /**
  890. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  891. *
  892. * @soc: core txrx main context
  893. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  894. * @quota: No. of units (packets) that can be serviced in one shot.
  895. *
  896. * This function implements error processing and top level demultiplexer
  897. * for all the frames routed to WBM2HOST sw release ring.
  898. *
  899. * Return: uint32_t: No. of elements processed
  900. */
  901. uint32_t
  902. dp_rx_wbm_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  903. {
  904. void *hal_soc;
  905. void *ring_desc;
  906. struct dp_rx_desc *rx_desc;
  907. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  908. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  909. uint32_t rx_bufs_used = 0;
  910. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  911. uint8_t buf_type, rbm;
  912. uint32_t rx_buf_cookie;
  913. uint8_t mac_id;
  914. struct dp_pdev *dp_pdev;
  915. struct dp_srng *dp_rxdma_srng;
  916. struct rx_desc_pool *rx_desc_pool;
  917. uint8_t *rx_tlv_hdr;
  918. qdf_nbuf_t nbuf_head = NULL;
  919. qdf_nbuf_t nbuf_tail = NULL;
  920. qdf_nbuf_t nbuf, next;
  921. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  922. uint8_t pool_id;
  923. /* Debug -- Remove later */
  924. qdf_assert(soc && hal_ring);
  925. hal_soc = soc->hal_soc;
  926. /* Debug -- Remove later */
  927. qdf_assert(hal_soc);
  928. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  929. /* TODO */
  930. /*
  931. * Need API to convert from hal_ring pointer to
  932. * Ring Type / Ring Id combo
  933. */
  934. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  935. FL("HAL RING Access Failed -- %pK"), hal_ring);
  936. goto done;
  937. }
  938. while (qdf_likely(quota-- && (ring_desc =
  939. hal_srng_dst_get_next(hal_soc, hal_ring)))) {
  940. /* XXX */
  941. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  942. /*
  943. * For WBM ring, expect only MSDU buffers
  944. */
  945. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  946. qdf_assert((HAL_RX_WBM_ERR_SRC_GET(ring_desc)
  947. == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  948. (HAL_RX_WBM_ERR_SRC_GET(ring_desc)
  949. == HAL_RX_WBM_ERR_SRC_REO));
  950. /*
  951. * Check if the buffer is to be processed on this processor
  952. */
  953. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  954. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  955. /* TODO */
  956. /* Call appropriate handler */
  957. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  959. FL("Invalid RBM %d"), rbm);
  960. continue;
  961. }
  962. rx_buf_cookie = HAL_RX_WBM_BUF_COOKIE_GET(ring_desc);
  963. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  964. qdf_assert(rx_desc);
  965. if (!dp_rx_desc_check_magic(rx_desc)) {
  966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  967. FL("Invalid rx_desc cookie=%d"),
  968. rx_buf_cookie);
  969. continue;
  970. }
  971. nbuf = rx_desc->nbuf;
  972. qdf_nbuf_unmap_single(soc->osdev, nbuf, QDF_DMA_BIDIRECTIONAL);
  973. /*
  974. * save the wbm desc info in nbuf TLV. We will need this
  975. * info when we do the actual nbuf processing
  976. */
  977. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info);
  978. wbm_err_info.pool_id = rx_desc->pool_id;
  979. hal_rx_wbm_err_info_set_in_tlv(qdf_nbuf_data(nbuf),
  980. &wbm_err_info);
  981. rx_bufs_reaped[rx_desc->pool_id]++;
  982. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, rx_desc->nbuf);
  983. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  984. &tail[rx_desc->pool_id],
  985. rx_desc);
  986. }
  987. done:
  988. hal_srng_access_end(hal_soc, hal_ring);
  989. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  990. if (rx_bufs_reaped[mac_id]) {
  991. dp_pdev = soc->pdev_list[mac_id];
  992. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  993. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  994. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  995. rx_desc_pool, rx_bufs_reaped[mac_id],
  996. &head[mac_id], &tail[mac_id]);
  997. rx_bufs_used += rx_bufs_reaped[mac_id];
  998. }
  999. }
  1000. nbuf = nbuf_head;
  1001. while (nbuf) {
  1002. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  1003. /*
  1004. * retrieve the wbm desc info from nbuf TLV, so we can
  1005. * handle error cases appropriately
  1006. */
  1007. hal_rx_wbm_err_info_get_from_tlv(rx_tlv_hdr, &wbm_err_info);
  1008. /* Set queue_mapping in nbuf to 0 */
  1009. dp_set_rx_queue(nbuf, 0);
  1010. next = nbuf->next;
  1011. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  1012. if (wbm_err_info.reo_psh_rsn
  1013. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  1014. DP_STATS_INC(soc,
  1015. rx.err.reo_error
  1016. [wbm_err_info.reo_err_code], 1);
  1017. switch (wbm_err_info.reo_err_code) {
  1018. /*
  1019. * Handling for packets which have NULL REO
  1020. * queue descriptor
  1021. */
  1022. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1023. pool_id = wbm_err_info.pool_id;
  1024. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP,
  1025. "Got pkt with REO ERROR: %d",
  1026. wbm_err_info.reo_err_code);
  1027. dp_rx_null_q_desc_handle(soc,
  1028. nbuf,
  1029. rx_tlv_hdr,
  1030. pool_id);
  1031. nbuf = next;
  1032. continue;
  1033. /* TODO */
  1034. /* Add per error code accounting */
  1035. default:
  1036. QDF_TRACE(QDF_MODULE_ID_DP,
  1037. QDF_TRACE_LEVEL_DEBUG,
  1038. "REO error %d detected",
  1039. wbm_err_info.reo_err_code);
  1040. }
  1041. }
  1042. } else if (wbm_err_info.wbm_err_src ==
  1043. HAL_RX_WBM_ERR_SRC_RXDMA) {
  1044. if (wbm_err_info.rxdma_psh_rsn
  1045. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  1046. struct dp_peer *peer = NULL;
  1047. uint16_t peer_id = 0xFFFF;
  1048. DP_STATS_INC(soc,
  1049. rx.err.rxdma_error
  1050. [wbm_err_info.rxdma_err_code], 1);
  1051. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  1052. peer = dp_peer_find_by_id(soc, peer_id);
  1053. switch (wbm_err_info.rxdma_err_code) {
  1054. case HAL_RXDMA_ERR_UNENCRYPTED:
  1055. dp_rx_err_deliver(soc,
  1056. nbuf,
  1057. rx_tlv_hdr);
  1058. nbuf = next;
  1059. continue;
  1060. case HAL_RXDMA_ERR_TKIP_MIC:
  1061. dp_rx_process_mic_error(soc,
  1062. nbuf,
  1063. rx_tlv_hdr);
  1064. nbuf = next;
  1065. if (peer)
  1066. DP_STATS_INC(peer, rx.err.mic_err, 1);
  1067. continue;
  1068. case HAL_RXDMA_ERR_DECRYPT:
  1069. if (peer)
  1070. DP_STATS_INC(peer, rx.err.decrypt_err, 1);
  1071. QDF_TRACE(QDF_MODULE_ID_DP,
  1072. QDF_TRACE_LEVEL_DEBUG,
  1073. "Packet received with Decrypt error");
  1074. break;
  1075. default:
  1076. QDF_TRACE(QDF_MODULE_ID_DP,
  1077. QDF_TRACE_LEVEL_DEBUG,
  1078. "RXDMA error %d",
  1079. wbm_err_info.
  1080. rxdma_err_code);
  1081. }
  1082. }
  1083. } else {
  1084. /* Should not come here */
  1085. qdf_assert(0);
  1086. }
  1087. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  1088. QDF_TRACE_LEVEL_DEBUG);
  1089. qdf_nbuf_free(nbuf);
  1090. nbuf = next;
  1091. }
  1092. return rx_bufs_used; /* Assume no scale factor for now */
  1093. }
  1094. /**
  1095. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  1096. *
  1097. * @soc: core DP main context
  1098. * @mac_id: mac id which is one of 3 mac_ids
  1099. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  1100. * @head: head of descs list to be freed
  1101. * @tail: tail of decs list to be freed
  1102. * Return: number of msdu in MPDU to be popped
  1103. */
  1104. static inline uint32_t
  1105. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  1106. void *rxdma_dst_ring_desc,
  1107. union dp_rx_desc_list_elem_t **head,
  1108. union dp_rx_desc_list_elem_t **tail)
  1109. {
  1110. void *rx_msdu_link_desc;
  1111. qdf_nbuf_t msdu;
  1112. qdf_nbuf_t last;
  1113. struct hal_rx_msdu_list msdu_list;
  1114. uint16_t num_msdus;
  1115. struct hal_buf_info buf_info;
  1116. void *p_buf_addr_info;
  1117. void *p_last_buf_addr_info;
  1118. uint32_t rx_bufs_used = 0;
  1119. uint32_t msdu_cnt;
  1120. uint32_t i;
  1121. uint8_t push_reason;
  1122. uint8_t rxdma_error_code = 0;
  1123. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  1124. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1125. msdu = 0;
  1126. last = NULL;
  1127. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  1128. &p_last_buf_addr_info, &msdu_cnt);
  1129. push_reason =
  1130. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  1131. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  1132. rxdma_error_code =
  1133. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  1134. }
  1135. do {
  1136. rx_msdu_link_desc =
  1137. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1138. qdf_assert(rx_msdu_link_desc);
  1139. hal_rx_msdu_list_get(rx_msdu_link_desc, &msdu_list, &num_msdus);
  1140. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  1141. /* if the msdus belongs to NSS offloaded radio &&
  1142. * the rbm is not SW1_BM then return the msdu_link
  1143. * descriptor without freeing the msdus (nbufs). let
  1144. * these buffers be given to NSS completion ring for
  1145. * NSS to free them.
  1146. * else iterate through the msdu link desc list and
  1147. * free each msdu in the list.
  1148. */
  1149. if (msdu_list.rbm[0] != HAL_RX_BUF_RBM_SW3_BM &&
  1150. wlan_cfg_get_dp_pdev_nss_enabled(
  1151. pdev->wlan_cfg_ctx))
  1152. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  1153. else {
  1154. for (i = 0; i < num_msdus; i++) {
  1155. struct dp_rx_desc *rx_desc =
  1156. dp_rx_cookie_2_va_rxdma_buf(soc,
  1157. msdu_list.sw_cookie[i]);
  1158. qdf_assert(rx_desc);
  1159. msdu = rx_desc->nbuf;
  1160. qdf_nbuf_unmap_single(soc->osdev, msdu,
  1161. QDF_DMA_FROM_DEVICE);
  1162. QDF_TRACE(QDF_MODULE_ID_DP,
  1163. QDF_TRACE_LEVEL_DEBUG,
  1164. "[%s][%d] msdu_nbuf=%pK \n",
  1165. __func__, __LINE__, msdu);
  1166. qdf_nbuf_free(msdu);
  1167. rx_bufs_used++;
  1168. dp_rx_add_to_free_desc_list(head,
  1169. tail, rx_desc);
  1170. }
  1171. }
  1172. } else {
  1173. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  1174. }
  1175. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  1176. &p_buf_addr_info);
  1177. dp_rx_link_desc_return(soc, p_last_buf_addr_info, bm_action);
  1178. p_last_buf_addr_info = p_buf_addr_info;
  1179. } while (buf_info.paddr);
  1180. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  1181. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  1182. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1183. "Packet received with Decrypt error");
  1184. }
  1185. return rx_bufs_used;
  1186. }
  1187. /**
  1188. * dp_rxdma_err_process() - RxDMA error processing functionality
  1189. *
  1190. * @soc: core txrx main contex
  1191. * @mac_id: mac id which is one of 3 mac_ids
  1192. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1193. * @quota: No. of units (packets) that can be serviced in one shot.
  1194. * Return: num of buffers processed
  1195. */
  1196. uint32_t
  1197. dp_rxdma_err_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  1198. {
  1199. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1200. int mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  1201. void *hal_soc;
  1202. void *rxdma_dst_ring_desc;
  1203. void *err_dst_srng;
  1204. union dp_rx_desc_list_elem_t *head = NULL;
  1205. union dp_rx_desc_list_elem_t *tail = NULL;
  1206. struct dp_srng *dp_rxdma_srng;
  1207. struct rx_desc_pool *rx_desc_pool;
  1208. uint32_t work_done = 0;
  1209. uint32_t rx_bufs_used = 0;
  1210. #ifdef DP_INTR_POLL_BASED
  1211. if (!pdev)
  1212. return 0;
  1213. #endif
  1214. err_dst_srng = pdev->rxdma_err_dst_ring[mac_for_pdev].hal_srng;
  1215. if (!err_dst_srng) {
  1216. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1217. "%s %d : HAL Monitor Destination Ring Init \
  1218. Failed -- %pK\n",
  1219. __func__, __LINE__, err_dst_srng);
  1220. return 0;
  1221. }
  1222. hal_soc = soc->hal_soc;
  1223. qdf_assert(hal_soc);
  1224. if (qdf_unlikely(hal_srng_access_start(hal_soc, err_dst_srng))) {
  1225. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1226. "%s %d : HAL Monitor Destination Ring Init \
  1227. Failed -- %pK\n",
  1228. __func__, __LINE__, err_dst_srng);
  1229. return 0;
  1230. }
  1231. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  1232. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  1233. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  1234. rxdma_dst_ring_desc,
  1235. &head, &tail);
  1236. }
  1237. hal_srng_access_end(hal_soc, err_dst_srng);
  1238. if (rx_bufs_used) {
  1239. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1240. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1241. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1242. rx_desc_pool, rx_bufs_used, &head, &tail);
  1243. work_done += rx_bufs_used;
  1244. }
  1245. return work_done;
  1246. }