dp_rx_err.c 89 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #include "dp_internal.h"
  31. #ifdef WIFI_MONITOR_SUPPORT
  32. #include "dp_htt.h"
  33. #include <dp_mon.h>
  34. #endif
  35. #ifdef FEATURE_WDS
  36. #include "dp_txrx_wds.h"
  37. #endif
  38. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  39. #include "qdf_net_types.h"
  40. #include "dp_rx_buffer_pool.h"
  41. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max regular Rx packet routing error */
  50. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  51. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  52. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  53. #ifdef FEATURE_MEC
  54. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  55. struct dp_txrx_peer *txrx_peer,
  56. uint8_t *rx_tlv_hdr,
  57. qdf_nbuf_t nbuf)
  58. {
  59. struct dp_vdev *vdev = txrx_peer->vdev;
  60. struct dp_pdev *pdev = vdev->pdev;
  61. struct dp_mec_entry *mecentry = NULL;
  62. struct dp_ast_entry *ase = NULL;
  63. uint16_t sa_idx = 0;
  64. uint8_t *data;
  65. /*
  66. * Multicast Echo Check is required only if vdev is STA and
  67. * received pkt is a multicast/broadcast pkt. otherwise
  68. * skip the MEC check.
  69. */
  70. if (vdev->opmode != wlan_op_mode_sta)
  71. return false;
  72. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  73. return false;
  74. data = qdf_nbuf_data(nbuf);
  75. /*
  76. * if the received pkts src mac addr matches with vdev
  77. * mac address then drop the pkt as it is looped back
  78. */
  79. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  80. vdev->mac_addr.raw,
  81. QDF_MAC_ADDR_SIZE)))
  82. return true;
  83. /*
  84. * In case of qwrap isolation mode, donot drop loopback packets.
  85. * In isolation mode, all packets from the wired stations need to go
  86. * to rootap and loop back to reach the wireless stations and
  87. * vice-versa.
  88. */
  89. if (qdf_unlikely(vdev->isolation_vdev))
  90. return false;
  91. /*
  92. * if the received pkts src mac addr matches with the
  93. * wired PCs MAC addr which is behind the STA or with
  94. * wireless STAs MAC addr which are behind the Repeater,
  95. * then drop the pkt as it is looped back
  96. */
  97. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  98. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  99. if ((sa_idx < 0) ||
  100. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  101. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  102. "invalid sa_idx: %d", sa_idx);
  103. qdf_assert_always(0);
  104. }
  105. qdf_spin_lock_bh(&soc->ast_lock);
  106. ase = soc->ast_table[sa_idx];
  107. /*
  108. * this check was not needed since MEC is not dependent on AST,
  109. * but if we dont have this check SON has some issues in
  110. * dual backhaul scenario. in APS SON mode, client connected
  111. * to RE 2G and sends multicast packets. the RE sends it to CAP
  112. * over 5G backhaul. the CAP loopback it on 2G to RE.
  113. * On receiving in 2G STA vap, we assume that client has roamed
  114. * and kickout the client.
  115. */
  116. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  117. qdf_spin_unlock_bh(&soc->ast_lock);
  118. goto drop;
  119. }
  120. qdf_spin_unlock_bh(&soc->ast_lock);
  121. }
  122. qdf_spin_lock_bh(&soc->mec_lock);
  123. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  124. &data[QDF_MAC_ADDR_SIZE]);
  125. if (!mecentry) {
  126. qdf_spin_unlock_bh(&soc->mec_lock);
  127. return false;
  128. }
  129. qdf_spin_unlock_bh(&soc->mec_lock);
  130. drop:
  131. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  132. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  133. return true;
  134. }
  135. #endif
  136. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  137. void dp_rx_link_desc_refill_duplicate_check(
  138. struct dp_soc *soc,
  139. struct hal_buf_info *buf_info,
  140. hal_buff_addrinfo_t ring_buf_info)
  141. {
  142. struct hal_buf_info current_link_desc_buf_info = { 0 };
  143. /* do duplicate link desc address check */
  144. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  145. &current_link_desc_buf_info);
  146. /*
  147. * TODO - Check if the hal soc api call can be removed
  148. * since the cookie is just used for print.
  149. * buffer_addr_info is the first element of ring_desc
  150. */
  151. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  152. (uint32_t *)ring_buf_info,
  153. &current_link_desc_buf_info);
  154. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  155. buf_info->paddr)) {
  156. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  157. current_link_desc_buf_info.paddr,
  158. current_link_desc_buf_info.sw_cookie);
  159. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  160. }
  161. *buf_info = current_link_desc_buf_info;
  162. }
  163. QDF_STATUS
  164. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  165. hal_buff_addrinfo_t link_desc_addr,
  166. uint8_t bm_action)
  167. {
  168. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  169. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  170. hal_soc_handle_t hal_soc = soc->hal_soc;
  171. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  172. void *src_srng_desc;
  173. if (!wbm_rel_srng) {
  174. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  175. return status;
  176. }
  177. /* do duplicate link desc address check */
  178. dp_rx_link_desc_refill_duplicate_check(
  179. soc,
  180. &soc->last_op_info.wbm_rel_link_desc,
  181. link_desc_addr);
  182. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  183. /* TODO */
  184. /*
  185. * Need API to convert from hal_ring pointer to
  186. * Ring Type / Ring Id combo
  187. */
  188. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  189. soc, wbm_rel_srng);
  190. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  191. goto done;
  192. }
  193. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  194. if (qdf_likely(src_srng_desc)) {
  195. /* Return link descriptor through WBM ring (SW2WBM)*/
  196. hal_rx_msdu_link_desc_set(hal_soc,
  197. src_srng_desc, link_desc_addr, bm_action);
  198. status = QDF_STATUS_SUCCESS;
  199. } else {
  200. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  202. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  203. srng->ring_id,
  204. soc->stats.rx.err.hal_ring_access_full_fail);
  205. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  206. *srng->u.src_ring.hp_addr,
  207. srng->u.src_ring.reap_hp,
  208. *srng->u.src_ring.tp_addr,
  209. srng->u.src_ring.cached_tp);
  210. QDF_BUG(0);
  211. }
  212. done:
  213. hal_srng_access_end(hal_soc, wbm_rel_srng);
  214. return status;
  215. }
  216. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  217. QDF_STATUS
  218. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  219. uint8_t bm_action)
  220. {
  221. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  222. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  223. }
  224. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  225. /**
  226. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  227. *
  228. * @soc: core txrx main context
  229. * @ring_desc: opaque pointer to the REO error ring descriptor
  230. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  231. * @mac_id: mac ID
  232. * @quota: No. of units (packets) that can be serviced in one shot.
  233. *
  234. * This function is used to drop all MSDU in an MPDU
  235. *
  236. * Return: uint32_t: No. of elements processed
  237. */
  238. static uint32_t
  239. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  240. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  241. uint8_t *mac_id,
  242. uint32_t quota)
  243. {
  244. uint32_t rx_bufs_used = 0;
  245. void *link_desc_va;
  246. struct hal_buf_info buf_info;
  247. struct dp_pdev *pdev;
  248. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  249. int i;
  250. uint8_t *rx_tlv_hdr;
  251. uint32_t tid;
  252. struct rx_desc_pool *rx_desc_pool;
  253. struct dp_rx_desc *rx_desc;
  254. /* First field in REO Dst ring Desc is buffer_addr_info */
  255. void *buf_addr_info = ring_desc;
  256. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  257. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  258. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  259. /* buffer_addr_info is the first element of ring_desc */
  260. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  261. (uint32_t *)ring_desc,
  262. &buf_info);
  263. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  264. if (!link_desc_va) {
  265. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  266. return rx_bufs_used;
  267. }
  268. more_msdu_link_desc:
  269. /* No UNMAP required -- this is "malloc_consistent" memory */
  270. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  271. &mpdu_desc_info->msdu_count);
  272. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  273. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  274. soc, msdu_list.sw_cookie[i]);
  275. qdf_assert_always(rx_desc);
  276. /* all buffers from a MSDU link link belong to same pdev */
  277. *mac_id = rx_desc->pool_id;
  278. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  279. if (!pdev) {
  280. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  281. soc, rx_desc->pool_id);
  282. return rx_bufs_used;
  283. }
  284. if (!dp_rx_desc_check_magic(rx_desc)) {
  285. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  286. soc, msdu_list.sw_cookie[i]);
  287. return rx_bufs_used;
  288. }
  289. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  290. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  291. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  292. rx_desc->unmapped = 1;
  293. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  294. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  295. rx_bufs_used++;
  296. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  297. rx_desc->rx_buf_start);
  298. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  299. soc, tid);
  300. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  301. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  302. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  303. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info,
  304. rx_desc->nbuf,
  305. QDF_TX_RX_STATUS_DROP, true);
  306. /* Just free the buffers */
  307. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  308. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  309. &pdev->free_list_tail, rx_desc);
  310. }
  311. /*
  312. * If the msdu's are spread across multiple link-descriptors,
  313. * we cannot depend solely on the msdu_count(e.g., if msdu is
  314. * spread across multiple buffers).Hence, it is
  315. * necessary to check the next link_descriptor and release
  316. * all the msdu's that are part of it.
  317. */
  318. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  319. link_desc_va,
  320. &next_link_desc_addr_info);
  321. if (hal_rx_is_buf_addr_info_valid(
  322. &next_link_desc_addr_info)) {
  323. /* Clear the next link desc info for the current link_desc */
  324. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  325. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  326. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  327. hal_rx_buffer_addr_info_get_paddr(
  328. &next_link_desc_addr_info,
  329. &buf_info);
  330. /* buffer_addr_info is the first element of ring_desc */
  331. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  332. (uint32_t *)&next_link_desc_addr_info,
  333. &buf_info);
  334. cur_link_desc_addr_info = next_link_desc_addr_info;
  335. buf_addr_info = &cur_link_desc_addr_info;
  336. link_desc_va =
  337. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  338. goto more_msdu_link_desc;
  339. }
  340. quota--;
  341. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  342. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  343. return rx_bufs_used;
  344. }
  345. /**
  346. * dp_rx_pn_error_handle() - Handles PN check errors
  347. *
  348. * @soc: core txrx main context
  349. * @ring_desc: opaque pointer to the REO error ring descriptor
  350. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  351. * @mac_id: mac ID
  352. * @quota: No. of units (packets) that can be serviced in one shot.
  353. *
  354. * This function implements PN error handling
  355. * If the peer is configured to ignore the PN check errors
  356. * or if DP feels, that this frame is still OK, the frame can be
  357. * re-injected back to REO to use some of the other features
  358. * of REO e.g. duplicate detection/routing to other cores
  359. *
  360. * Return: uint32_t: No. of elements processed
  361. */
  362. static uint32_t
  363. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  364. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  365. uint8_t *mac_id,
  366. uint32_t quota)
  367. {
  368. uint16_t peer_id;
  369. uint32_t rx_bufs_used = 0;
  370. struct dp_txrx_peer *txrx_peer;
  371. bool peer_pn_policy = false;
  372. dp_txrx_ref_handle txrx_ref_handle = NULL;
  373. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  374. mpdu_desc_info->peer_meta_data);
  375. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  376. &txrx_ref_handle,
  377. DP_MOD_ID_RX_ERR);
  378. if (qdf_likely(txrx_peer)) {
  379. /*
  380. * TODO: Check for peer specific policies & set peer_pn_policy
  381. */
  382. dp_err_rl("discard rx due to PN error for peer %pK",
  383. txrx_peer);
  384. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  385. }
  386. dp_rx_err_err("%pK: Packet received with PN error", soc);
  387. /* No peer PN policy -- definitely drop */
  388. if (!peer_pn_policy)
  389. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  390. mpdu_desc_info,
  391. mac_id, quota);
  392. return rx_bufs_used;
  393. }
  394. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  395. /**
  396. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  397. * @soc: Datapath soc handler
  398. * @txrx_peer: pointer to DP peer
  399. * @nbuf: pointer to the skb of RX frame
  400. * @frame_mask: the mask for special frame needed
  401. * @rx_tlv_hdr: start of rx tlv header
  402. *
  403. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  404. * single nbuf is expected.
  405. *
  406. * return: true - nbuf has been delivered to stack, false - not.
  407. */
  408. static bool
  409. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  410. struct dp_txrx_peer *txrx_peer,
  411. qdf_nbuf_t nbuf, uint32_t frame_mask,
  412. uint8_t *rx_tlv_hdr)
  413. {
  414. uint32_t l2_hdr_offset = 0;
  415. uint16_t msdu_len = 0;
  416. uint32_t skip_len;
  417. l2_hdr_offset =
  418. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  419. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  420. skip_len = l2_hdr_offset;
  421. } else {
  422. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  423. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  424. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  425. }
  426. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  427. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  428. qdf_nbuf_pull_head(nbuf, skip_len);
  429. qdf_nbuf_set_exc_frame(nbuf, 1);
  430. dp_info_rl("OOR frame, mpdu sn 0x%x",
  431. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  432. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  433. return true;
  434. }
  435. #else
  436. static bool
  437. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  438. struct dp_txrx_peer *txrx_peer,
  439. qdf_nbuf_t nbuf, uint32_t frame_mask,
  440. uint8_t *rx_tlv_hdr)
  441. {
  442. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  443. rx_tlv_hdr);
  444. }
  445. #endif
  446. /**
  447. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  448. *
  449. * @soc: core txrx main context
  450. * @nbuf: pointer to msdu skb
  451. * @peer_id: dp peer ID
  452. * @rx_tlv_hdr: start of rx tlv header
  453. *
  454. * This function process the msdu delivered from REO2TCL
  455. * ring with error type OOR
  456. *
  457. * Return: None
  458. */
  459. static void
  460. dp_rx_oor_handle(struct dp_soc *soc,
  461. qdf_nbuf_t nbuf,
  462. uint16_t peer_id,
  463. uint8_t *rx_tlv_hdr)
  464. {
  465. uint32_t frame_mask = wlan_cfg_get_special_frame_cfg(soc->wlan_cfg_ctx);
  466. struct dp_txrx_peer *txrx_peer = NULL;
  467. dp_txrx_ref_handle txrx_ref_handle = NULL;
  468. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  469. &txrx_ref_handle,
  470. DP_MOD_ID_RX_ERR);
  471. if (!txrx_peer) {
  472. dp_info_rl("peer not found");
  473. goto free_nbuf;
  474. }
  475. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  476. rx_tlv_hdr)) {
  477. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  478. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  479. return;
  480. }
  481. free_nbuf:
  482. if (txrx_peer)
  483. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  484. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  485. dp_rx_nbuf_free(nbuf);
  486. }
  487. /**
  488. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  489. * is a monotonous increment of packet number
  490. * from the previous successfully re-ordered
  491. * frame.
  492. * @soc: Datapath SOC handle
  493. * @ring_desc: REO ring descriptor
  494. * @nbuf: Current packet
  495. *
  496. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  497. */
  498. static inline QDF_STATUS
  499. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  500. qdf_nbuf_t nbuf)
  501. {
  502. uint64_t prev_pn, curr_pn[2];
  503. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  504. return QDF_STATUS_SUCCESS;
  505. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  506. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  507. if (curr_pn[0] > prev_pn)
  508. return QDF_STATUS_SUCCESS;
  509. return QDF_STATUS_E_FAILURE;
  510. }
  511. #ifdef WLAN_SKIP_BAR_UPDATE
  512. static
  513. void dp_rx_err_handle_bar(struct dp_soc *soc,
  514. struct dp_peer *peer,
  515. qdf_nbuf_t nbuf)
  516. {
  517. dp_info_rl("BAR update to H.W is skipped");
  518. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  519. }
  520. #else
  521. static
  522. void dp_rx_err_handle_bar(struct dp_soc *soc,
  523. struct dp_peer *peer,
  524. qdf_nbuf_t nbuf)
  525. {
  526. uint8_t *rx_tlv_hdr;
  527. unsigned char type, subtype;
  528. uint16_t start_seq_num;
  529. uint32_t tid;
  530. QDF_STATUS status;
  531. struct ieee80211_frame_bar *bar;
  532. /*
  533. * 1. Is this a BAR frame. If not Discard it.
  534. * 2. If it is, get the peer id, tid, ssn
  535. * 2a Do a tid update
  536. */
  537. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  538. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  539. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  540. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  541. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  542. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  543. dp_err_rl("Not a BAR frame!");
  544. return;
  545. }
  546. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  547. qdf_assert_always(tid < DP_MAX_TIDS);
  548. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  549. dp_info_rl("tid %u window_size %u start_seq_num %u",
  550. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  551. status = dp_rx_tid_update_wifi3(peer, tid,
  552. peer->rx_tid[tid].ba_win_size,
  553. start_seq_num,
  554. true);
  555. if (status != QDF_STATUS_SUCCESS) {
  556. dp_err_rl("failed to handle bar frame update rx tid");
  557. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  558. } else {
  559. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  560. }
  561. }
  562. #endif
  563. /**
  564. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  565. * @soc: Datapath SoC handle
  566. * @nbuf: packet being processed
  567. * @mpdu_desc_info: mpdu desc info for the current packet
  568. * @tid: tid on which the packet arrived
  569. * @err_status: Flag to indicate if REO encountered an error while routing this
  570. * frame
  571. * @error_code: REO error code
  572. *
  573. * Return: None
  574. */
  575. static void
  576. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  577. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  578. uint32_t tid, uint8_t err_status, uint32_t error_code)
  579. {
  580. uint16_t peer_id;
  581. struct dp_peer *peer;
  582. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  583. mpdu_desc_info->peer_meta_data);
  584. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  585. if (!peer)
  586. return;
  587. dp_info_rl("BAR frame: "
  588. " peer_id = %d"
  589. " tid = %u"
  590. " SSN = %d"
  591. " error status = %d",
  592. peer->peer_id,
  593. tid,
  594. mpdu_desc_info->mpdu_seq,
  595. err_status);
  596. if (err_status == HAL_REO_ERROR_DETECTED) {
  597. switch (error_code) {
  598. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  599. case HAL_REO_ERR_BAR_FRAME_OOR:
  600. dp_rx_err_handle_bar(soc, peer, nbuf);
  601. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  602. break;
  603. default:
  604. DP_STATS_INC(soc, rx.bar_frame, 1);
  605. }
  606. }
  607. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  608. }
  609. /**
  610. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  611. * @soc: core DP main context
  612. * @ring_desc: Hal ring desc
  613. * @rx_desc: dp rx desc
  614. * @mpdu_desc_info: mpdu desc info
  615. * @err_status: error status
  616. * @err_code: error code
  617. *
  618. * Handle the error BAR frames received. Ensure the SOC level
  619. * stats are updated based on the REO error code. The BAR frames
  620. * are further processed by updating the Rx tids with the start
  621. * sequence number (SSN) and BA window size. Desc is returned
  622. * to the free desc list
  623. *
  624. * Return: none
  625. */
  626. static void
  627. dp_rx_bar_frame_handle(struct dp_soc *soc,
  628. hal_ring_desc_t ring_desc,
  629. struct dp_rx_desc *rx_desc,
  630. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  631. uint8_t err_status,
  632. uint32_t err_code)
  633. {
  634. qdf_nbuf_t nbuf;
  635. struct dp_pdev *pdev;
  636. struct rx_desc_pool *rx_desc_pool;
  637. uint8_t *rx_tlv_hdr;
  638. uint32_t tid;
  639. nbuf = rx_desc->nbuf;
  640. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  641. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  642. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  643. rx_desc->unmapped = 1;
  644. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  645. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  646. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  647. rx_tlv_hdr);
  648. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  649. if (!pdev) {
  650. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  651. soc, rx_desc->pool_id);
  652. return;
  653. }
  654. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  655. err_code);
  656. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info, nbuf,
  657. QDF_TX_RX_STATUS_DROP, true);
  658. dp_rx_link_desc_return(soc, ring_desc,
  659. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  660. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  661. rx_desc->pool_id);
  662. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  663. &pdev->free_list_tail,
  664. rx_desc);
  665. }
  666. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  667. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  668. uint16_t peer_id, uint8_t tid)
  669. {
  670. struct dp_peer *peer = NULL;
  671. struct dp_rx_tid *rx_tid = NULL;
  672. struct dp_txrx_peer *txrx_peer;
  673. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  674. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  675. if (!peer) {
  676. dp_rx_err_info_rl("%pK: peer not found", soc);
  677. goto free_nbuf;
  678. }
  679. txrx_peer = dp_get_txrx_peer(peer);
  680. if (!txrx_peer) {
  681. dp_rx_err_info_rl("%pK: txrx_peer not found", soc);
  682. goto free_nbuf;
  683. }
  684. if (tid >= DP_MAX_TIDS) {
  685. dp_info_rl("invalid tid");
  686. goto nbuf_deliver;
  687. }
  688. rx_tid = &peer->rx_tid[tid];
  689. qdf_spin_lock_bh(&rx_tid->tid_lock);
  690. /* only if BA session is active, allow send Delba */
  691. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  692. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  693. goto nbuf_deliver;
  694. }
  695. if (!rx_tid->delba_tx_status) {
  696. rx_tid->delba_tx_retry++;
  697. rx_tid->delba_tx_status = 1;
  698. rx_tid->delba_rcode =
  699. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  700. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  701. if (soc->cdp_soc.ol_ops->send_delba) {
  702. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  703. 1);
  704. soc->cdp_soc.ol_ops->send_delba(
  705. peer->vdev->pdev->soc->ctrl_psoc,
  706. peer->vdev->vdev_id,
  707. peer->mac_addr.raw,
  708. tid,
  709. rx_tid->delba_rcode,
  710. CDP_DELBA_2K_JUMP);
  711. }
  712. } else {
  713. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  714. }
  715. nbuf_deliver:
  716. if (dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  717. rx_tlv_hdr)) {
  718. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  719. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  720. return;
  721. }
  722. free_nbuf:
  723. if (peer)
  724. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  725. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  726. dp_rx_nbuf_free(nbuf);
  727. }
  728. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  729. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  730. bool
  731. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  732. uint8_t pool_id,
  733. uint8_t *rx_tlv_hdr,
  734. qdf_nbuf_t nbuf)
  735. {
  736. struct dp_peer *peer = NULL;
  737. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  738. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  739. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  740. if (!pdev) {
  741. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  742. soc, pool_id);
  743. return false;
  744. }
  745. /*
  746. * WAR- In certain types of packets if peer_id is not correct then
  747. * driver may not be able find. Try finding peer by addr_2 of
  748. * received MPDU
  749. */
  750. if (wh)
  751. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  752. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  753. if (peer) {
  754. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  755. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  756. QDF_TRACE_LEVEL_DEBUG);
  757. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  758. 1, qdf_nbuf_len(nbuf));
  759. dp_rx_nbuf_free(nbuf);
  760. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  761. return true;
  762. }
  763. return false;
  764. }
  765. #else
  766. bool
  767. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  768. uint8_t pool_id,
  769. uint8_t *rx_tlv_hdr,
  770. qdf_nbuf_t nbuf)
  771. {
  772. return false;
  773. }
  774. #endif
  775. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  776. {
  777. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  778. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  779. 1, pkt_len);
  780. return true;
  781. } else {
  782. return false;
  783. }
  784. }
  785. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  786. void
  787. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  788. struct dp_vdev *vdev,
  789. struct dp_txrx_peer *txrx_peer,
  790. qdf_nbuf_t nbuf,
  791. qdf_nbuf_t tail,
  792. bool is_eapol)
  793. {
  794. if (is_eapol && soc->eapol_over_control_port)
  795. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  796. else
  797. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  798. }
  799. #else
  800. void
  801. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  802. struct dp_vdev *vdev,
  803. struct dp_txrx_peer *txrx_peer,
  804. qdf_nbuf_t nbuf,
  805. qdf_nbuf_t tail,
  806. bool is_eapol)
  807. {
  808. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  809. }
  810. #endif
  811. #ifdef WLAN_FEATURE_11BE_MLO
  812. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  813. {
  814. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  815. QDF_MAC_ADDR_SIZE) == 0) ||
  816. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  817. QDF_MAC_ADDR_SIZE) == 0));
  818. }
  819. #else
  820. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  821. {
  822. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  823. QDF_MAC_ADDR_SIZE) == 0);
  824. }
  825. #endif
  826. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  827. bool
  828. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  829. {
  830. struct dp_soc *soc = vdev->pdev->soc;
  831. if (!vdev->drop_3addr_mcast)
  832. return false;
  833. if (vdev->opmode != wlan_op_mode_sta)
  834. return false;
  835. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  836. return true;
  837. return false;
  838. }
  839. /**
  840. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  841. * for this frame received in REO error ring.
  842. * @soc: Datapath SOC handle
  843. * @error: REO error detected or not
  844. * @error_code: Error code in case of REO error
  845. *
  846. * Return: true if pn check if needed in software,
  847. * false, if pn check if not needed.
  848. */
  849. static inline bool
  850. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  851. uint32_t error_code)
  852. {
  853. return (soc->features.pn_in_reo_dest &&
  854. (error == HAL_REO_ERROR_DETECTED &&
  855. (hal_rx_reo_is_2k_jump(error_code) ||
  856. hal_rx_reo_is_oor_error(error_code) ||
  857. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  858. }
  859. #ifdef DP_WAR_INVALID_FIRST_MSDU_FLAG
  860. static inline void
  861. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  862. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  863. bool first_msdu_in_mpdu_processed)
  864. {
  865. if (first_msdu_in_mpdu_processed) {
  866. /*
  867. * This is the 2nd indication of first_msdu in the same mpdu.
  868. * Skip re-parsing the mdpu_desc_info and use the cached one,
  869. * since this msdu is most probably from the current mpdu
  870. * which is being processed
  871. */
  872. } else {
  873. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  874. qdf_nbuf_data(nbuf),
  875. mpdu_desc_info);
  876. }
  877. }
  878. #else
  879. static inline void
  880. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  881. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  882. bool first_msdu_in_mpdu_processed)
  883. {
  884. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc, qdf_nbuf_data(nbuf),
  885. mpdu_desc_info);
  886. }
  887. #endif
  888. /**
  889. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  890. *
  891. * @soc: core txrx main context
  892. * @ring_desc: opaque pointer to the REO error ring descriptor
  893. * @mpdu_desc_info: pointer to mpdu level description info
  894. * @link_desc_va: pointer to msdu_link_desc virtual address
  895. * @err_code: reo error code fetched from ring entry
  896. *
  897. * Function to handle msdus fetched from msdu link desc, currently
  898. * support REO error NULL queue, 2K jump, OOR.
  899. *
  900. * Return: msdu count processed
  901. */
  902. static uint32_t
  903. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  904. void *ring_desc,
  905. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  906. void *link_desc_va,
  907. enum hal_reo_error_code err_code)
  908. {
  909. uint32_t rx_bufs_used = 0;
  910. struct dp_pdev *pdev;
  911. int i;
  912. uint8_t *rx_tlv_hdr_first;
  913. uint8_t *rx_tlv_hdr_last;
  914. uint32_t tid = DP_MAX_TIDS;
  915. uint16_t peer_id;
  916. struct dp_rx_desc *rx_desc;
  917. struct rx_desc_pool *rx_desc_pool;
  918. qdf_nbuf_t nbuf;
  919. qdf_nbuf_t next_nbuf;
  920. struct hal_buf_info buf_info;
  921. struct hal_rx_msdu_list msdu_list;
  922. uint16_t num_msdus;
  923. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  924. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  925. /* First field in REO Dst ring Desc is buffer_addr_info */
  926. void *buf_addr_info = ring_desc;
  927. qdf_nbuf_t head_nbuf = NULL;
  928. qdf_nbuf_t tail_nbuf = NULL;
  929. uint16_t msdu_processed = 0;
  930. QDF_STATUS status;
  931. bool ret, is_pn_check_needed;
  932. uint8_t rx_desc_pool_id;
  933. struct dp_txrx_peer *txrx_peer = NULL;
  934. dp_txrx_ref_handle txrx_ref_handle = NULL;
  935. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  936. bool first_msdu_in_mpdu_processed = false;
  937. bool msdu_dropped = false;
  938. uint8_t link_id = 0;
  939. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  940. mpdu_desc_info->peer_meta_data);
  941. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  942. HAL_REO_ERROR_DETECTED,
  943. err_code);
  944. more_msdu_link_desc:
  945. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  946. &num_msdus);
  947. for (i = 0; i < num_msdus; i++) {
  948. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  949. soc,
  950. msdu_list.sw_cookie[i]);
  951. if (dp_assert_always_internal_stat(rx_desc, soc,
  952. rx.err.reo_err_rx_desc_null))
  953. continue;
  954. nbuf = rx_desc->nbuf;
  955. /*
  956. * this is a unlikely scenario where the host is reaping
  957. * a descriptor which it already reaped just a while ago
  958. * but is yet to replenish it back to HW.
  959. * In this case host will dump the last 128 descriptors
  960. * including the software descriptor rx_desc and assert.
  961. */
  962. if (qdf_unlikely(!rx_desc->in_use) ||
  963. qdf_unlikely(!nbuf)) {
  964. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  965. dp_info_rl("Reaping rx_desc not in use!");
  966. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  967. ring_desc, rx_desc);
  968. /* ignore duplicate RX desc and continue to process */
  969. /* Pop out the descriptor */
  970. msdu_dropped = true;
  971. continue;
  972. }
  973. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  974. msdu_list.paddr[i]);
  975. if (!ret) {
  976. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  977. rx_desc->in_err_state = 1;
  978. msdu_dropped = true;
  979. continue;
  980. }
  981. rx_desc_pool_id = rx_desc->pool_id;
  982. /* all buffers from a MSDU link belong to same pdev */
  983. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  984. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  985. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  986. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  987. rx_desc->unmapped = 1;
  988. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  989. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  990. rx_bufs_used++;
  991. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  992. &pdev->free_list_tail, rx_desc);
  993. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  994. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  995. HAL_MSDU_F_MSDU_CONTINUATION)) {
  996. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  997. continue;
  998. }
  999. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1000. rx_desc_pool_id)) {
  1001. /* MSDU queued back to the pool */
  1002. msdu_dropped = true;
  1003. head_nbuf = NULL;
  1004. goto process_next_msdu;
  1005. }
  1006. if (is_pn_check_needed) {
  1007. if (msdu_list.msdu_info[i].msdu_flags &
  1008. HAL_MSDU_F_FIRST_MSDU_IN_MPDU) {
  1009. dp_rx_err_populate_mpdu_desc_info(soc, nbuf,
  1010. mpdu_desc_info,
  1011. first_msdu_in_mpdu_processed);
  1012. first_msdu_in_mpdu_processed = true;
  1013. } else {
  1014. if (!first_msdu_in_mpdu_processed) {
  1015. /*
  1016. * If no msdu in this mpdu was dropped
  1017. * due to failed sanity checks, then
  1018. * its not expected to hit this
  1019. * condition. Hence we assert here.
  1020. */
  1021. if (!msdu_dropped)
  1022. qdf_assert_always(0);
  1023. /*
  1024. * We do not have valid mpdu_desc_info
  1025. * to process this nbuf, hence drop it.
  1026. * TODO - Increment stats
  1027. */
  1028. goto process_next_msdu;
  1029. }
  1030. /*
  1031. * DO NOTHING -
  1032. * Continue using the same mpdu_desc_info
  1033. * details populated from the first msdu in
  1034. * the mpdu.
  1035. */
  1036. }
  1037. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1038. if (QDF_IS_STATUS_ERROR(status)) {
  1039. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1040. 1);
  1041. goto process_next_msdu;
  1042. }
  1043. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1044. mpdu_desc_info->peer_meta_data);
  1045. if (mpdu_desc_info->bar_frame)
  1046. _dp_rx_bar_frame_handle(soc, nbuf,
  1047. mpdu_desc_info, tid,
  1048. HAL_REO_ERROR_DETECTED,
  1049. err_code);
  1050. }
  1051. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1052. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1053. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1054. /*
  1055. * For SG case, only the length of last skb is valid
  1056. * as HW only populate the msdu_len for last msdu
  1057. * in rx link descriptor, use the length from
  1058. * last skb to overwrite the head skb for further
  1059. * SG processing.
  1060. */
  1061. QDF_NBUF_CB_RX_PKT_LEN(head_nbuf) =
  1062. QDF_NBUF_CB_RX_PKT_LEN(tail_nbuf);
  1063. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1064. qdf_nbuf_set_is_frag(nbuf, 1);
  1065. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1066. }
  1067. head_nbuf = NULL;
  1068. dp_rx_nbuf_set_link_id_from_tlv(soc, qdf_nbuf_data(nbuf), nbuf);
  1069. if (pdev && pdev->link_peer_stats &&
  1070. txrx_peer && txrx_peer->is_mld_peer) {
  1071. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  1072. nbuf,
  1073. txrx_peer);
  1074. }
  1075. if (txrx_peer)
  1076. dp_rx_set_nbuf_band(nbuf, txrx_peer, link_id);
  1077. switch (err_code) {
  1078. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1079. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1080. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1081. /*
  1082. * only first msdu, mpdu start description tlv valid?
  1083. * and use it for following msdu.
  1084. */
  1085. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1086. rx_tlv_hdr_last))
  1087. tid = hal_rx_mpdu_start_tid_get(
  1088. soc->hal_soc,
  1089. rx_tlv_hdr_first);
  1090. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1091. peer_id, tid);
  1092. break;
  1093. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1094. case HAL_REO_ERR_BAR_FRAME_OOR:
  1095. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1096. break;
  1097. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1098. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1099. soc, peer_id,
  1100. &txrx_ref_handle,
  1101. DP_MOD_ID_RX_ERR);
  1102. if (!txrx_peer)
  1103. dp_info_rl("txrx_peer is null peer_id %u",
  1104. peer_id);
  1105. soc->arch_ops.dp_rx_null_q_desc_handle(soc, nbuf,
  1106. rx_tlv_hdr_last,
  1107. rx_desc_pool_id,
  1108. txrx_peer,
  1109. TRUE,
  1110. link_id);
  1111. if (txrx_peer)
  1112. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1113. DP_MOD_ID_RX_ERR);
  1114. break;
  1115. default:
  1116. dp_err_rl("Non-support error code %d", err_code);
  1117. dp_rx_nbuf_free(nbuf);
  1118. }
  1119. process_next_msdu:
  1120. nbuf = head_nbuf;
  1121. while (nbuf) {
  1122. next_nbuf = qdf_nbuf_next(nbuf);
  1123. dp_rx_nbuf_free(nbuf);
  1124. nbuf = next_nbuf;
  1125. }
  1126. msdu_processed++;
  1127. head_nbuf = NULL;
  1128. tail_nbuf = NULL;
  1129. }
  1130. /*
  1131. * If the msdu's are spread across multiple link-descriptors,
  1132. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1133. * spread across multiple buffers).Hence, it is
  1134. * necessary to check the next link_descriptor and release
  1135. * all the msdu's that are part of it.
  1136. */
  1137. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1138. link_desc_va,
  1139. &next_link_desc_addr_info);
  1140. if (hal_rx_is_buf_addr_info_valid(
  1141. &next_link_desc_addr_info)) {
  1142. /* Clear the next link desc info for the current link_desc */
  1143. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1144. dp_rx_link_desc_return_by_addr(
  1145. soc,
  1146. buf_addr_info,
  1147. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1148. hal_rx_buffer_addr_info_get_paddr(
  1149. &next_link_desc_addr_info,
  1150. &buf_info);
  1151. /* buffer_addr_info is the first element of ring_desc */
  1152. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1153. (uint32_t *)&next_link_desc_addr_info,
  1154. &buf_info);
  1155. link_desc_va =
  1156. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1157. cur_link_desc_addr_info = next_link_desc_addr_info;
  1158. buf_addr_info = &cur_link_desc_addr_info;
  1159. goto more_msdu_link_desc;
  1160. }
  1161. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1162. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1163. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1164. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1165. return rx_bufs_used;
  1166. }
  1167. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1168. void
  1169. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1170. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1171. uint8_t err_code, uint8_t mac_id, uint8_t link_id)
  1172. {
  1173. uint32_t pkt_len, l2_hdr_offset;
  1174. uint16_t msdu_len;
  1175. struct dp_vdev *vdev;
  1176. qdf_ether_header_t *eh;
  1177. bool is_broadcast;
  1178. /*
  1179. * Check if DMA completed -- msdu_done is the last bit
  1180. * to be written
  1181. */
  1182. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1183. dp_err_rl("MSDU DONE failure");
  1184. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1185. QDF_TRACE_LEVEL_INFO);
  1186. qdf_assert(0);
  1187. }
  1188. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1189. rx_tlv_hdr);
  1190. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1191. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1192. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1193. /* Drop & free packet */
  1194. dp_rx_nbuf_free(nbuf);
  1195. return;
  1196. }
  1197. /* Set length in nbuf */
  1198. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1199. qdf_nbuf_set_next(nbuf, NULL);
  1200. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1201. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1202. if (!txrx_peer) {
  1203. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1204. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1205. qdf_nbuf_len(nbuf));
  1206. /* Trigger invalid peer handler wrapper */
  1207. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1208. return;
  1209. }
  1210. vdev = txrx_peer->vdev;
  1211. if (!vdev) {
  1212. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1213. vdev);
  1214. /* Drop & free packet */
  1215. dp_rx_nbuf_free(nbuf);
  1216. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1217. return;
  1218. }
  1219. /*
  1220. * Advance the packet start pointer by total size of
  1221. * pre-header TLV's
  1222. */
  1223. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1224. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1225. uint8_t *pkt_type;
  1226. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1227. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1228. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1229. htons(QDF_LLC_STP)) {
  1230. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1231. goto process_mesh;
  1232. } else {
  1233. goto process_rx;
  1234. }
  1235. }
  1236. }
  1237. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1238. goto process_mesh;
  1239. /*
  1240. * WAPI cert AP sends rekey frames as unencrypted.
  1241. * Thus RXDMA will report unencrypted frame error.
  1242. * To pass WAPI cert case, SW needs to pass unencrypted
  1243. * rekey frame to stack.
  1244. */
  1245. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1246. goto process_rx;
  1247. }
  1248. /*
  1249. * In dynamic WEP case rekey frames are not encrypted
  1250. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1251. * key install is already done
  1252. */
  1253. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1254. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1255. goto process_rx;
  1256. process_mesh:
  1257. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1258. dp_rx_nbuf_free(nbuf);
  1259. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1260. return;
  1261. }
  1262. if (vdev->mesh_vdev) {
  1263. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1264. == QDF_STATUS_SUCCESS) {
  1265. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1266. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1267. dp_rx_nbuf_free(nbuf);
  1268. return;
  1269. }
  1270. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1271. }
  1272. process_rx:
  1273. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1274. rx_tlv_hdr) &&
  1275. (vdev->rx_decap_type ==
  1276. htt_cmn_pkt_type_ethernet))) {
  1277. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1278. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1279. (eh->ether_dhost)) ? 1 : 0 ;
  1280. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1281. qdf_nbuf_len(nbuf), link_id);
  1282. if (is_broadcast) {
  1283. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1284. qdf_nbuf_len(nbuf),
  1285. link_id);
  1286. }
  1287. } else {
  1288. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.unicast, 1,
  1289. qdf_nbuf_len(nbuf),
  1290. link_id);
  1291. }
  1292. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1293. dp_rx_deliver_raw(vdev, nbuf, txrx_peer, link_id);
  1294. } else {
  1295. /* Update the protocol tag in SKB based on CCE metadata */
  1296. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1297. EXCEPTION_DEST_RING_ID, true, true);
  1298. /* Update the flow tag in SKB based on FSE metadata */
  1299. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1300. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1301. qdf_nbuf_set_exc_frame(nbuf, 1);
  1302. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1303. qdf_nbuf_is_ipv4_eapol_pkt(nbuf));
  1304. }
  1305. return;
  1306. }
  1307. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1308. uint8_t *rx_tlv_hdr,
  1309. struct dp_txrx_peer *txrx_peer)
  1310. {
  1311. struct dp_vdev *vdev = NULL;
  1312. struct dp_pdev *pdev = NULL;
  1313. struct ol_if_ops *tops = NULL;
  1314. uint16_t rx_seq, fragno;
  1315. uint8_t is_raw;
  1316. unsigned int tid;
  1317. QDF_STATUS status;
  1318. struct cdp_rx_mic_err_info mic_failure_info;
  1319. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1320. rx_tlv_hdr))
  1321. return;
  1322. if (!txrx_peer) {
  1323. dp_info_rl("txrx_peer not found");
  1324. goto fail;
  1325. }
  1326. vdev = txrx_peer->vdev;
  1327. if (!vdev) {
  1328. dp_info_rl("VDEV not found");
  1329. goto fail;
  1330. }
  1331. pdev = vdev->pdev;
  1332. if (!pdev) {
  1333. dp_info_rl("PDEV not found");
  1334. goto fail;
  1335. }
  1336. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1337. if (is_raw) {
  1338. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1339. qdf_nbuf_data(nbuf));
  1340. /* Can get only last fragment */
  1341. if (fragno) {
  1342. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1343. qdf_nbuf_data(nbuf));
  1344. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1345. qdf_nbuf_data(nbuf));
  1346. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1347. tid, rx_seq, nbuf);
  1348. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1349. "status %d !", rx_seq, fragno, status);
  1350. return;
  1351. }
  1352. }
  1353. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1354. &mic_failure_info.da_mac_addr.bytes[0])) {
  1355. dp_err_rl("Failed to get da_mac_addr");
  1356. goto fail;
  1357. }
  1358. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1359. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1360. dp_err_rl("Failed to get ta_mac_addr");
  1361. goto fail;
  1362. }
  1363. mic_failure_info.key_id = 0;
  1364. mic_failure_info.multicast =
  1365. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1366. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1367. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1368. mic_failure_info.data = NULL;
  1369. mic_failure_info.vdev_id = vdev->vdev_id;
  1370. tops = pdev->soc->cdp_soc.ol_ops;
  1371. if (tops->rx_mic_error)
  1372. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1373. &mic_failure_info);
  1374. fail:
  1375. dp_rx_nbuf_free(nbuf);
  1376. return;
  1377. }
  1378. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1379. defined(WLAN_MCAST_MLO)
  1380. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1381. struct dp_vdev *vdev,
  1382. struct dp_txrx_peer *peer,
  1383. qdf_nbuf_t nbuf,
  1384. uint8_t link_id)
  1385. {
  1386. if (soc->arch_ops.dp_rx_mcast_handler) {
  1387. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer,
  1388. nbuf, link_id))
  1389. return true;
  1390. }
  1391. return false;
  1392. }
  1393. #else
  1394. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1395. struct dp_vdev *vdev,
  1396. struct dp_txrx_peer *peer,
  1397. qdf_nbuf_t nbuf,
  1398. uint8_t link_id)
  1399. {
  1400. return false;
  1401. }
  1402. #endif
  1403. /**
  1404. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1405. * Free any other packet which comes in
  1406. * this path.
  1407. *
  1408. * @soc: core DP main context
  1409. * @nbuf: buffer pointer
  1410. * @txrx_peer: txrx peer handle
  1411. * @rx_tlv_hdr: start of rx tlv header
  1412. * @err_src: rxdma/reo
  1413. * @link_id: link id on which the packet is received
  1414. *
  1415. * This function indicates EAPOL frame received in wbm error ring to stack.
  1416. * Any other frame should be dropped.
  1417. *
  1418. * Return: SUCCESS if delivered to stack
  1419. */
  1420. static void
  1421. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1422. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1423. enum hal_rx_wbm_error_source err_src,
  1424. uint8_t link_id)
  1425. {
  1426. uint32_t pkt_len;
  1427. uint16_t msdu_len;
  1428. struct dp_vdev *vdev;
  1429. struct hal_rx_msdu_metadata msdu_metadata;
  1430. bool is_eapol;
  1431. qdf_nbuf_set_rx_chfrag_start(
  1432. nbuf,
  1433. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1434. rx_tlv_hdr));
  1435. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1436. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1437. rx_tlv_hdr));
  1438. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1439. rx_tlv_hdr));
  1440. qdf_nbuf_set_da_valid(nbuf,
  1441. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1442. rx_tlv_hdr));
  1443. qdf_nbuf_set_sa_valid(nbuf,
  1444. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1445. rx_tlv_hdr));
  1446. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1447. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1448. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1449. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1450. if (dp_rx_check_pkt_len(soc, pkt_len))
  1451. goto drop_nbuf;
  1452. /* Set length in nbuf */
  1453. qdf_nbuf_set_pktlen(
  1454. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1455. }
  1456. /*
  1457. * Check if DMA completed -- msdu_done is the last bit
  1458. * to be written
  1459. */
  1460. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1461. dp_err_rl("MSDU DONE failure");
  1462. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1463. QDF_TRACE_LEVEL_INFO);
  1464. qdf_assert(0);
  1465. }
  1466. if (!txrx_peer)
  1467. goto drop_nbuf;
  1468. vdev = txrx_peer->vdev;
  1469. if (!vdev) {
  1470. dp_err_rl("Null vdev!");
  1471. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1472. goto drop_nbuf;
  1473. }
  1474. /*
  1475. * Advance the packet start pointer by total size of
  1476. * pre-header TLV's
  1477. */
  1478. if (qdf_nbuf_is_frag(nbuf))
  1479. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1480. else
  1481. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1482. soc->rx_pkt_tlv_size));
  1483. QDF_NBUF_CB_RX_PEER_ID(nbuf) = txrx_peer->peer_id;
  1484. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf, link_id))
  1485. return;
  1486. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1487. /*
  1488. * Indicate EAPOL frame to stack only when vap mac address
  1489. * matches the destination address.
  1490. */
  1491. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1492. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1493. qdf_ether_header_t *eh =
  1494. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1495. if (dp_rx_err_match_dhost(eh, vdev)) {
  1496. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1497. qdf_nbuf_len(nbuf));
  1498. /*
  1499. * Update the protocol tag in SKB based on
  1500. * CCE metadata.
  1501. */
  1502. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1503. EXCEPTION_DEST_RING_ID,
  1504. true, true);
  1505. /* Update the flow tag in SKB based on FSE metadata */
  1506. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1507. true);
  1508. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1509. qdf_nbuf_len(nbuf),
  1510. vdev->pdev->enhanced_stats_en);
  1511. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  1512. rx.rx_success, 1,
  1513. qdf_nbuf_len(nbuf),
  1514. link_id);
  1515. qdf_nbuf_set_exc_frame(nbuf, 1);
  1516. qdf_nbuf_set_next(nbuf, NULL);
  1517. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1518. NULL, is_eapol);
  1519. return;
  1520. }
  1521. }
  1522. drop_nbuf:
  1523. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1524. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1525. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1526. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1527. dp_rx_nbuf_free(nbuf);
  1528. }
  1529. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1530. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1531. /**
  1532. * dp_rx_link_cookie_check() - Validate link desc cookie
  1533. * @ring_desc: ring descriptor
  1534. *
  1535. * Return: qdf status
  1536. */
  1537. static inline QDF_STATUS
  1538. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1539. {
  1540. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1541. return QDF_STATUS_E_FAILURE;
  1542. return QDF_STATUS_SUCCESS;
  1543. }
  1544. /**
  1545. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1546. * @ring_desc: ring descriptor
  1547. *
  1548. * Return: None
  1549. */
  1550. static inline void
  1551. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1552. {
  1553. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1554. }
  1555. #else
  1556. static inline QDF_STATUS
  1557. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1558. {
  1559. return QDF_STATUS_SUCCESS;
  1560. }
  1561. static inline void
  1562. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1563. {
  1564. }
  1565. #endif
  1566. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1567. /**
  1568. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1569. * @soc: Datapath soc structure
  1570. * @paddr: paddr of the buffer in RX err ring
  1571. * @sw_cookie: SW cookie of the buffer in RX err ring
  1572. * @rbm: Return buffer manager of the buffer in RX err ring
  1573. *
  1574. * Return: None
  1575. */
  1576. static inline void
  1577. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1578. uint32_t sw_cookie, uint8_t rbm)
  1579. {
  1580. struct dp_buf_info_record *record;
  1581. uint32_t idx;
  1582. if (qdf_unlikely(!soc->rx_err_ring_history))
  1583. return;
  1584. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1585. DP_RX_ERR_HIST_MAX);
  1586. /* No NULL check needed for record since its an array */
  1587. record = &soc->rx_err_ring_history->entry[idx];
  1588. record->timestamp = qdf_get_log_timestamp();
  1589. record->hbi.paddr = paddr;
  1590. record->hbi.sw_cookie = sw_cookie;
  1591. record->hbi.rbm = rbm;
  1592. }
  1593. #else
  1594. static inline void
  1595. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1596. uint32_t sw_cookie, uint8_t rbm)
  1597. {
  1598. }
  1599. #endif
  1600. #ifdef HANDLE_RX_REROUTE_ERR
  1601. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1602. hal_ring_desc_t ring_desc)
  1603. {
  1604. int lmac_id = DP_INVALID_LMAC_ID;
  1605. struct dp_rx_desc *rx_desc;
  1606. struct hal_buf_info hbi;
  1607. struct dp_pdev *pdev;
  1608. struct rx_desc_pool *rx_desc_pool;
  1609. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1610. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1611. /* sanity */
  1612. if (!rx_desc) {
  1613. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1614. goto assert_return;
  1615. }
  1616. if (!rx_desc->nbuf)
  1617. goto assert_return;
  1618. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1619. hbi.sw_cookie,
  1620. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1621. ring_desc));
  1622. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1623. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1624. rx_desc->in_err_state = 1;
  1625. goto assert_return;
  1626. }
  1627. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1628. /* After this point the rx_desc and nbuf are valid */
  1629. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1630. qdf_assert_always(!rx_desc->unmapped);
  1631. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1632. rx_desc->unmapped = 1;
  1633. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1634. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1635. rx_desc->pool_id);
  1636. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1637. lmac_id = rx_desc->pool_id;
  1638. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1639. &pdev->free_list_tail,
  1640. rx_desc);
  1641. return lmac_id;
  1642. assert_return:
  1643. qdf_assert(0);
  1644. return lmac_id;
  1645. }
  1646. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1647. {
  1648. int ret;
  1649. uint64_t cur_time_stamp;
  1650. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1651. /* Recover if overall error count exceeds threshold */
  1652. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1653. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1654. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1655. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1656. soc->rx_route_err_start_pkt_ts);
  1657. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1658. }
  1659. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1660. if (!soc->rx_route_err_start_pkt_ts)
  1661. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1662. /* Recover if threshold number of packets received in threshold time */
  1663. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1664. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1665. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1666. if (soc->rx_route_err_in_window >
  1667. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1668. qdf_trigger_self_recovery(NULL,
  1669. QDF_RX_REG_PKT_ROUTE_ERR);
  1670. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1671. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1672. soc->rx_route_err_start_pkt_ts);
  1673. } else {
  1674. soc->rx_route_err_in_window = 1;
  1675. }
  1676. } else {
  1677. soc->rx_route_err_in_window++;
  1678. }
  1679. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1680. return ret;
  1681. }
  1682. #else /* HANDLE_RX_REROUTE_ERR */
  1683. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1684. {
  1685. qdf_assert_always(0);
  1686. return DP_INVALID_LMAC_ID;
  1687. }
  1688. #endif /* HANDLE_RX_REROUTE_ERR */
  1689. #ifdef WLAN_MLO_MULTI_CHIP
  1690. /**
  1691. * dp_idle_link_bm_id_check() - war for HW issue
  1692. *
  1693. * @soc: DP SOC handle
  1694. * @rbm: idle link RBM value
  1695. * @ring_desc: reo error link descriptor
  1696. *
  1697. * This is a war for HW issue where link descriptor
  1698. * of partner soc received due to packets wrongly
  1699. * interpreted as fragments
  1700. *
  1701. * Return: true in case link desc is consumed
  1702. * false in other cases
  1703. */
  1704. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1705. void *ring_desc)
  1706. {
  1707. struct dp_soc *replenish_soc = NULL;
  1708. /* return ok incase of link desc of same soc */
  1709. if (rbm == soc->idle_link_bm_id)
  1710. return false;
  1711. if (soc->arch_ops.dp_soc_get_by_idle_bm_id)
  1712. replenish_soc =
  1713. soc->arch_ops.dp_soc_get_by_idle_bm_id(soc, rbm);
  1714. qdf_assert_always(replenish_soc);
  1715. /*
  1716. * For WIN usecase we should only get fragment packets in
  1717. * this ring as for MLO case fragmentation is not supported
  1718. * we should not see links from other soc.
  1719. *
  1720. * Drop all packets from partner soc and replenish the descriptors
  1721. */
  1722. dp_handle_wbm_internal_error(replenish_soc, ring_desc,
  1723. HAL_WBM_RELEASE_RING_2_DESC_TYPE);
  1724. return true;
  1725. }
  1726. #else
  1727. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1728. void *ring_desc)
  1729. {
  1730. return false;
  1731. }
  1732. #endif
  1733. static inline void
  1734. dp_rx_err_dup_frame(struct dp_soc *soc,
  1735. struct hal_rx_mpdu_desc_info *mpdu_desc_info)
  1736. {
  1737. struct dp_txrx_peer *txrx_peer = NULL;
  1738. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1739. uint16_t peer_id;
  1740. peer_id =
  1741. dp_rx_peer_metadata_peer_id_get(soc,
  1742. mpdu_desc_info->peer_meta_data);
  1743. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  1744. &txrx_ref_handle,
  1745. DP_MOD_ID_RX_ERR);
  1746. if (txrx_peer) {
  1747. DP_STATS_INC(txrx_peer->vdev, rx.duplicate_count, 1);
  1748. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  1749. }
  1750. }
  1751. uint32_t
  1752. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1753. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1754. {
  1755. hal_ring_desc_t ring_desc;
  1756. hal_soc_handle_t hal_soc;
  1757. uint32_t count = 0;
  1758. uint32_t rx_bufs_used = 0;
  1759. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1760. uint8_t mac_id = 0;
  1761. uint8_t buf_type;
  1762. uint8_t err_status;
  1763. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1764. struct hal_buf_info hbi;
  1765. struct dp_pdev *dp_pdev;
  1766. struct dp_srng *dp_rxdma_srng;
  1767. struct rx_desc_pool *rx_desc_pool;
  1768. void *link_desc_va;
  1769. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1770. uint16_t num_msdus;
  1771. struct dp_rx_desc *rx_desc = NULL;
  1772. QDF_STATUS status;
  1773. bool ret;
  1774. uint32_t error_code = 0;
  1775. bool sw_pn_check_needed;
  1776. int max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  1777. int i, rx_bufs_reaped_total;
  1778. uint16_t peer_id;
  1779. struct dp_txrx_peer *txrx_peer = NULL;
  1780. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1781. /* Debug -- Remove later */
  1782. qdf_assert(soc && hal_ring_hdl);
  1783. hal_soc = soc->hal_soc;
  1784. /* Debug -- Remove later */
  1785. qdf_assert(hal_soc);
  1786. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1787. /* TODO */
  1788. /*
  1789. * Need API to convert from hal_ring pointer to
  1790. * Ring Type / Ring Id combo
  1791. */
  1792. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1793. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1794. hal_ring_hdl);
  1795. goto done;
  1796. }
  1797. while (qdf_likely(quota-- && (ring_desc =
  1798. hal_srng_dst_peek(hal_soc,
  1799. hal_ring_hdl)))) {
  1800. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1801. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  1802. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1803. if (err_status == HAL_REO_ERROR_DETECTED)
  1804. error_code = hal_rx_get_reo_error_code(hal_soc,
  1805. ring_desc);
  1806. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  1807. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1808. err_status,
  1809. error_code);
  1810. if (!sw_pn_check_needed) {
  1811. /*
  1812. * MPDU desc info will be present in the REO desc
  1813. * only in the below scenarios
  1814. * 1) pn_in_dest_disabled: always
  1815. * 2) pn_in_dest enabled: All cases except 2k-jup
  1816. * and OOR errors
  1817. */
  1818. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  1819. &mpdu_desc_info);
  1820. }
  1821. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  1822. goto next_entry;
  1823. /*
  1824. * For REO error ring, only MSDU LINK DESC is expected.
  1825. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  1826. */
  1827. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  1828. int lmac_id;
  1829. lmac_id = dp_rx_err_exception(soc, ring_desc);
  1830. if (lmac_id >= 0)
  1831. rx_bufs_reaped[lmac_id] += 1;
  1832. goto next_entry;
  1833. }
  1834. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1835. &hbi);
  1836. /*
  1837. * check for the magic number in the sw cookie
  1838. */
  1839. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  1840. soc->link_desc_id_start);
  1841. if (dp_idle_link_bm_id_check(soc, hbi.rbm, ring_desc)) {
  1842. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1843. goto next_entry;
  1844. }
  1845. status = dp_rx_link_cookie_check(ring_desc);
  1846. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1847. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1848. break;
  1849. }
  1850. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1851. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  1852. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1853. &num_msdus);
  1854. if (!num_msdus ||
  1855. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  1856. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  1857. num_msdus, msdu_list.sw_cookie[0]);
  1858. dp_rx_link_desc_return(soc, ring_desc,
  1859. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1860. goto next_entry;
  1861. }
  1862. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  1863. msdu_list.sw_cookie[0],
  1864. msdu_list.rbm[0]);
  1865. // TODO - BE- Check if the RBM is to be checked for all chips
  1866. if (qdf_unlikely((msdu_list.rbm[0] !=
  1867. dp_rx_get_rx_bm_id(soc)) &&
  1868. (msdu_list.rbm[0] !=
  1869. soc->idle_link_bm_id) &&
  1870. (msdu_list.rbm[0] !=
  1871. dp_rx_get_defrag_bm_id(soc)))) {
  1872. /* TODO */
  1873. /* Call appropriate handler */
  1874. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1875. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1876. dp_rx_err_err("%pK: Invalid RBM %d",
  1877. soc, msdu_list.rbm[0]);
  1878. }
  1879. /* Return link descriptor through WBM ring (SW2WBM)*/
  1880. dp_rx_link_desc_return(soc, ring_desc,
  1881. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  1882. goto next_entry;
  1883. }
  1884. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1885. soc,
  1886. msdu_list.sw_cookie[0]);
  1887. qdf_assert_always(rx_desc);
  1888. mac_id = rx_desc->pool_id;
  1889. if (sw_pn_check_needed) {
  1890. goto process_reo_error_code;
  1891. }
  1892. if (mpdu_desc_info.bar_frame) {
  1893. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  1894. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  1895. &mpdu_desc_info, err_status,
  1896. error_code);
  1897. rx_bufs_reaped[mac_id] += 1;
  1898. goto next_entry;
  1899. }
  1900. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  1901. /*
  1902. * We only handle one msdu per link desc for fragmented
  1903. * case. We drop the msdus and release the link desc
  1904. * back if there are more than one msdu in link desc.
  1905. */
  1906. if (qdf_unlikely(num_msdus > 1)) {
  1907. count = dp_rx_msdus_drop(soc, ring_desc,
  1908. &mpdu_desc_info,
  1909. &mac_id, quota);
  1910. rx_bufs_reaped[mac_id] += count;
  1911. goto next_entry;
  1912. }
  1913. /*
  1914. * this is a unlikely scenario where the host is reaping
  1915. * a descriptor which it already reaped just a while ago
  1916. * but is yet to replenish it back to HW.
  1917. * In this case host will dump the last 128 descriptors
  1918. * including the software descriptor rx_desc and assert.
  1919. */
  1920. if (qdf_unlikely(!rx_desc->in_use)) {
  1921. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1922. dp_info_rl("Reaping rx_desc not in use!");
  1923. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1924. ring_desc, rx_desc);
  1925. /* ignore duplicate RX desc and continue */
  1926. /* Pop out the descriptor */
  1927. goto next_entry;
  1928. }
  1929. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1930. msdu_list.paddr[0]);
  1931. if (!ret) {
  1932. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1933. rx_desc->in_err_state = 1;
  1934. goto next_entry;
  1935. }
  1936. count = dp_rx_frag_handle(soc,
  1937. ring_desc, &mpdu_desc_info,
  1938. rx_desc, &mac_id, quota);
  1939. rx_bufs_reaped[mac_id] += count;
  1940. DP_STATS_INC(soc, rx.rx_frags, 1);
  1941. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1942. mpdu_desc_info.peer_meta_data);
  1943. txrx_peer =
  1944. dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  1945. &txrx_ref_handle,
  1946. DP_MOD_ID_RX_ERR);
  1947. if (txrx_peer) {
  1948. DP_STATS_INC(txrx_peer->vdev,
  1949. rx.fragment_count, 1);
  1950. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1951. DP_MOD_ID_RX_ERR);
  1952. }
  1953. goto next_entry;
  1954. }
  1955. process_reo_error_code:
  1956. /*
  1957. * Expect REO errors to be handled after this point
  1958. */
  1959. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  1960. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  1961. switch (error_code) {
  1962. case HAL_REO_ERR_PN_CHECK_FAILED:
  1963. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  1964. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1965. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1966. if (dp_pdev)
  1967. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1968. count = dp_rx_pn_error_handle(soc,
  1969. ring_desc,
  1970. &mpdu_desc_info, &mac_id,
  1971. quota);
  1972. rx_bufs_reaped[mac_id] += count;
  1973. break;
  1974. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1975. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1976. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1977. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1978. case HAL_REO_ERR_BAR_FRAME_OOR:
  1979. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1980. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1981. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1982. if (dp_pdev)
  1983. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1984. count = dp_rx_reo_err_entry_process(
  1985. soc,
  1986. ring_desc,
  1987. &mpdu_desc_info,
  1988. link_desc_va,
  1989. error_code);
  1990. rx_bufs_reaped[mac_id] += count;
  1991. break;
  1992. case HAL_REO_ERR_NON_BA_DUPLICATE:
  1993. dp_rx_err_dup_frame(soc, &mpdu_desc_info);
  1994. fallthrough;
  1995. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  1996. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  1997. case HAL_REO_ERR_BA_DUPLICATE:
  1998. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  1999. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2000. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2001. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2002. count = dp_rx_msdus_drop(soc, ring_desc,
  2003. &mpdu_desc_info,
  2004. &mac_id, quota);
  2005. rx_bufs_reaped[mac_id] += count;
  2006. break;
  2007. default:
  2008. /* Assert if unexpected error type */
  2009. qdf_assert_always(0);
  2010. }
  2011. next_entry:
  2012. dp_rx_link_cookie_invalidate(ring_desc);
  2013. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2014. rx_bufs_reaped_total = 0;
  2015. for (i = 0; i < MAX_PDEV_CNT; i++)
  2016. rx_bufs_reaped_total += rx_bufs_reaped[i];
  2017. if (dp_rx_reap_loop_pkt_limit_hit(soc, rx_bufs_reaped_total,
  2018. max_reap_limit))
  2019. break;
  2020. }
  2021. done:
  2022. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2023. if (soc->rx.flags.defrag_timeout_check) {
  2024. uint32_t now_ms =
  2025. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2026. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2027. dp_rx_defrag_waitlist_flush(soc);
  2028. }
  2029. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2030. if (rx_bufs_reaped[mac_id]) {
  2031. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2032. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2033. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2034. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2035. rx_desc_pool,
  2036. rx_bufs_reaped[mac_id],
  2037. &dp_pdev->free_list_head,
  2038. &dp_pdev->free_list_tail,
  2039. false);
  2040. rx_bufs_used += rx_bufs_reaped[mac_id];
  2041. }
  2042. }
  2043. return rx_bufs_used; /* Assume no scale factor for now */
  2044. }
  2045. #ifdef DROP_RXDMA_DECRYPT_ERR
  2046. /**
  2047. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2048. *
  2049. * Return: true if rxdma decrypt err frames are handled and false otherwise
  2050. */
  2051. static inline bool dp_handle_rxdma_decrypt_err(void)
  2052. {
  2053. return false;
  2054. }
  2055. #else
  2056. static inline bool dp_handle_rxdma_decrypt_err(void)
  2057. {
  2058. return true;
  2059. }
  2060. #endif
  2061. void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2062. {
  2063. if (soc->wbm_sg_last_msdu_war) {
  2064. uint32_t len;
  2065. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2066. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2067. qdf_nbuf_data(temp));
  2068. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2069. while (temp) {
  2070. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2071. temp = temp->next;
  2072. }
  2073. }
  2074. }
  2075. #ifdef RX_DESC_DEBUG_CHECK
  2076. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2077. hal_ring_handle_t hal_ring_hdl,
  2078. hal_ring_desc_t ring_desc,
  2079. struct dp_rx_desc *rx_desc)
  2080. {
  2081. struct hal_buf_info hbi;
  2082. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2083. /* Sanity check for possible buffer paddr corruption */
  2084. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2085. return QDF_STATUS_SUCCESS;
  2086. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  2087. return QDF_STATUS_E_FAILURE;
  2088. }
  2089. #else
  2090. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2091. hal_ring_handle_t hal_ring_hdl,
  2092. hal_ring_desc_t ring_desc,
  2093. struct dp_rx_desc *rx_desc)
  2094. {
  2095. return QDF_STATUS_SUCCESS;
  2096. }
  2097. #endif
  2098. bool
  2099. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2100. {
  2101. /*
  2102. * Currently Null Queue and Unencrypted error handlers has support for
  2103. * SG. Other error handler do not deal with SG buffer.
  2104. */
  2105. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2106. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2107. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2108. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2109. return true;
  2110. return false;
  2111. }
  2112. #ifdef QCA_DP_NBUF_FAST_RECYCLE_CHECK
  2113. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2114. qdf_nbuf_t nbuf)
  2115. {
  2116. /*
  2117. * In case of fast recycle TX driver can avoid invalidate
  2118. * of buffer in case of SFE forward. We need to invalidate
  2119. * the TLV headers after writing to this location
  2120. */
  2121. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  2122. (void *)(nbuf->data +
  2123. soc->rx_pkt_tlv_size +
  2124. L3_HEADER_PAD));
  2125. }
  2126. #else
  2127. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2128. qdf_nbuf_t nbuf)
  2129. {
  2130. }
  2131. #endif
  2132. #ifndef CONFIG_NBUF_AP_PLATFORM
  2133. static inline uint16_t
  2134. dp_rx_get_peer_id(struct dp_soc *soc,
  2135. uint8_t *rx_tlv_hdr,
  2136. qdf_nbuf_t nbuf)
  2137. {
  2138. uint32_t peer_mdata = 0;
  2139. peer_mdata = hal_rx_tlv_peer_meta_data_get(soc->hal_soc,
  2140. rx_tlv_hdr);
  2141. return dp_rx_peer_metadata_peer_id_get(soc, peer_mdata);
  2142. }
  2143. static inline void
  2144. dp_rx_get_wbm_err_info_from_nbuf(struct dp_soc *soc,
  2145. qdf_nbuf_t nbuf,
  2146. uint8_t *rx_tlv_hdr,
  2147. union hal_wbm_err_info_u *wbm_err)
  2148. {
  2149. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2150. (uint8_t *)&wbm_err->info,
  2151. sizeof(union hal_wbm_err_info_u));
  2152. }
  2153. void
  2154. dp_rx_set_wbm_err_info_in_nbuf(struct dp_soc *soc,
  2155. qdf_nbuf_t nbuf,
  2156. union hal_wbm_err_info_u wbm_err)
  2157. {
  2158. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2159. qdf_nbuf_data(nbuf),
  2160. (uint8_t *)&wbm_err.info,
  2161. sizeof(union hal_wbm_err_info_u));
  2162. }
  2163. #else
  2164. static inline uint16_t
  2165. dp_rx_get_peer_id(struct dp_soc *soc,
  2166. uint8_t *rx_tlv_hdr,
  2167. qdf_nbuf_t nbuf)
  2168. {
  2169. uint32_t peer_mdata = QDF_NBUF_CB_RX_MPDU_DESC_INFO_2(nbuf);
  2170. return dp_rx_peer_metadata_peer_id_get(soc, peer_mdata);
  2171. }
  2172. static inline void
  2173. dp_rx_get_wbm_err_info_from_nbuf(struct dp_soc *soc,
  2174. qdf_nbuf_t nbuf,
  2175. uint8_t *rx_tlv_hdr,
  2176. union hal_wbm_err_info_u *wbm_err)
  2177. {
  2178. wbm_err->info = QDF_NBUF_CB_RX_ERROR_CODE_INFO(nbuf);
  2179. }
  2180. void
  2181. dp_rx_set_wbm_err_info_in_nbuf(struct dp_soc *soc,
  2182. qdf_nbuf_t nbuf,
  2183. union hal_wbm_err_info_u wbm_err)
  2184. {
  2185. QDF_NBUF_CB_RX_ERROR_CODE_INFO(nbuf) = wbm_err.info;
  2186. }
  2187. #endif /* CONFIG_NBUF_AP_PLATFORM */
  2188. uint32_t
  2189. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2190. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2191. {
  2192. hal_soc_handle_t hal_soc;
  2193. uint32_t rx_bufs_used = 0;
  2194. struct dp_pdev *dp_pdev;
  2195. uint8_t *rx_tlv_hdr;
  2196. bool is_tkip_mic_err;
  2197. qdf_nbuf_t nbuf_head = NULL;
  2198. qdf_nbuf_t nbuf, next;
  2199. union hal_wbm_err_info_u wbm_err = { 0 };
  2200. uint8_t pool_id;
  2201. uint8_t tid = 0;
  2202. uint8_t link_id = 0;
  2203. /* Debug -- Remove later */
  2204. qdf_assert(soc && hal_ring_hdl);
  2205. hal_soc = soc->hal_soc;
  2206. /* Debug -- Remove later */
  2207. qdf_assert(hal_soc);
  2208. nbuf_head = soc->arch_ops.dp_rx_wbm_err_reap_desc(int_ctx, soc,
  2209. hal_ring_hdl,
  2210. quota,
  2211. &rx_bufs_used);
  2212. nbuf = nbuf_head;
  2213. while (nbuf) {
  2214. struct dp_txrx_peer *txrx_peer;
  2215. struct dp_peer *peer;
  2216. uint16_t peer_id;
  2217. uint8_t err_code;
  2218. uint8_t *tlv_hdr;
  2219. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2220. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2221. /*
  2222. * retrieve the wbm desc info from nbuf CB/TLV, so we can
  2223. * handle error cases appropriately
  2224. */
  2225. dp_rx_get_wbm_err_info_from_nbuf(soc, nbuf,
  2226. rx_tlv_hdr,
  2227. &wbm_err);
  2228. peer_id = dp_rx_get_peer_id(soc,
  2229. rx_tlv_hdr,
  2230. nbuf);
  2231. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2232. &txrx_ref_handle,
  2233. DP_MOD_ID_RX_ERR);
  2234. if (!txrx_peer)
  2235. dp_info_rl("peer is null peer_id %u err_src %u, "
  2236. "REO: push_rsn %u err_code %u, "
  2237. "RXDMA: push_rsn %u err_code %u",
  2238. peer_id, wbm_err.info_bit.wbm_err_src,
  2239. wbm_err.info_bit.reo_psh_rsn,
  2240. wbm_err.info_bit.reo_err_code,
  2241. wbm_err.info_bit.rxdma_psh_rsn,
  2242. wbm_err.info_bit.rxdma_err_code);
  2243. /* Set queue_mapping in nbuf to 0 */
  2244. dp_set_rx_queue(nbuf, 0);
  2245. next = nbuf->next;
  2246. /*
  2247. * Form the SG for msdu continued buffers
  2248. * QCN9000 has this support
  2249. */
  2250. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2251. nbuf = dp_rx_sg_create(soc, nbuf);
  2252. next = nbuf->next;
  2253. /*
  2254. * SG error handling is not done correctly,
  2255. * drop SG frames for now.
  2256. */
  2257. dp_rx_nbuf_free(nbuf);
  2258. dp_info_rl("scattered msdu dropped");
  2259. nbuf = next;
  2260. if (txrx_peer)
  2261. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2262. DP_MOD_ID_RX_ERR);
  2263. continue;
  2264. }
  2265. dp_rx_nbuf_set_link_id_from_tlv(soc, rx_tlv_hdr, nbuf);
  2266. pool_id = wbm_err.info_bit.pool_id;
  2267. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2268. if (dp_pdev && dp_pdev->link_peer_stats &&
  2269. txrx_peer && txrx_peer->is_mld_peer) {
  2270. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  2271. nbuf,
  2272. txrx_peer);
  2273. } else {
  2274. link_id = 0;
  2275. }
  2276. if (wbm_err.info_bit.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2277. if (wbm_err.info_bit.reo_psh_rsn
  2278. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2279. DP_STATS_INC(soc,
  2280. rx.err.reo_error
  2281. [wbm_err.info_bit.reo_err_code], 1);
  2282. /* increment @pdev level */
  2283. if (dp_pdev)
  2284. DP_STATS_INC(dp_pdev, err.reo_error,
  2285. 1);
  2286. switch (wbm_err.info_bit.reo_err_code) {
  2287. /*
  2288. * Handling for packets which have NULL REO
  2289. * queue descriptor
  2290. */
  2291. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2292. pool_id = wbm_err.info_bit.pool_id;
  2293. soc->arch_ops.dp_rx_null_q_desc_handle(
  2294. soc, nbuf,
  2295. rx_tlv_hdr,
  2296. pool_id,
  2297. txrx_peer,
  2298. FALSE,
  2299. link_id);
  2300. break;
  2301. /* TODO */
  2302. /* Add per error code accounting */
  2303. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2304. if (txrx_peer)
  2305. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2306. rx.err.jump_2k_err,
  2307. 1,
  2308. link_id);
  2309. pool_id = wbm_err.info_bit.pool_id;
  2310. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2311. rx_tlv_hdr)) {
  2312. tid =
  2313. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2314. }
  2315. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2316. hal_rx_msdu_start_msdu_len_get(
  2317. soc->hal_soc, rx_tlv_hdr);
  2318. nbuf->next = NULL;
  2319. dp_2k_jump_handle(soc, nbuf,
  2320. rx_tlv_hdr,
  2321. peer_id, tid);
  2322. break;
  2323. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2324. if (txrx_peer)
  2325. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2326. rx.err.oor_err,
  2327. 1,
  2328. link_id);
  2329. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2330. rx_tlv_hdr)) {
  2331. tid =
  2332. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2333. }
  2334. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2335. hal_rx_msdu_start_msdu_len_get(
  2336. soc->hal_soc, rx_tlv_hdr);
  2337. nbuf->next = NULL;
  2338. dp_rx_oor_handle(soc, nbuf,
  2339. peer_id,
  2340. rx_tlv_hdr);
  2341. break;
  2342. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2343. case HAL_REO_ERR_BAR_FRAME_OOR:
  2344. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2345. if (peer) {
  2346. dp_rx_err_handle_bar(soc, peer,
  2347. nbuf);
  2348. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2349. }
  2350. dp_rx_nbuf_free(nbuf);
  2351. break;
  2352. case HAL_REO_ERR_PN_CHECK_FAILED:
  2353. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2354. if (txrx_peer)
  2355. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2356. rx.err.pn_err,
  2357. 1,
  2358. link_id);
  2359. dp_rx_nbuf_free(nbuf);
  2360. break;
  2361. default:
  2362. dp_info_rl("Got pkt with REO ERROR: %d",
  2363. wbm_err.info_bit.
  2364. reo_err_code);
  2365. dp_rx_nbuf_free(nbuf);
  2366. }
  2367. } else if (wbm_err.info_bit.reo_psh_rsn
  2368. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2369. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2370. rx_tlv_hdr,
  2371. HAL_RX_WBM_ERR_SRC_REO,
  2372. link_id);
  2373. } else {
  2374. /* should not enter here */
  2375. dp_rx_err_alert("invalid reo push reason %u",
  2376. wbm_err.info_bit.reo_psh_rsn);
  2377. dp_rx_nbuf_free(nbuf);
  2378. dp_assert_always_internal(0);
  2379. }
  2380. } else if (wbm_err.info_bit.wbm_err_src ==
  2381. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2382. if (wbm_err.info_bit.rxdma_psh_rsn
  2383. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2384. DP_STATS_INC(soc,
  2385. rx.err.rxdma_error
  2386. [wbm_err.info_bit.rxdma_err_code], 1);
  2387. /* increment @pdev level */
  2388. if (dp_pdev)
  2389. DP_STATS_INC(dp_pdev,
  2390. err.rxdma_error, 1);
  2391. switch (wbm_err.info_bit.rxdma_err_code) {
  2392. case HAL_RXDMA_ERR_UNENCRYPTED:
  2393. case HAL_RXDMA_ERR_WIFI_PARSE:
  2394. if (txrx_peer)
  2395. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2396. rx.err.rxdma_wifi_parse_err,
  2397. 1,
  2398. link_id);
  2399. pool_id = wbm_err.info_bit.pool_id;
  2400. dp_rx_process_rxdma_err(soc, nbuf,
  2401. rx_tlv_hdr,
  2402. txrx_peer,
  2403. wbm_err.
  2404. info_bit.
  2405. rxdma_err_code,
  2406. pool_id,
  2407. link_id);
  2408. break;
  2409. case HAL_RXDMA_ERR_TKIP_MIC:
  2410. dp_rx_process_mic_error(soc, nbuf,
  2411. rx_tlv_hdr,
  2412. txrx_peer);
  2413. if (txrx_peer)
  2414. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2415. rx.err.mic_err,
  2416. 1,
  2417. link_id);
  2418. break;
  2419. case HAL_RXDMA_ERR_DECRYPT:
  2420. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2421. * for QCN9224 Targets
  2422. */
  2423. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2424. if (is_tkip_mic_err && txrx_peer) {
  2425. dp_rx_process_mic_error(soc, nbuf,
  2426. rx_tlv_hdr,
  2427. txrx_peer);
  2428. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2429. rx.err.mic_err,
  2430. 1,
  2431. link_id);
  2432. break;
  2433. }
  2434. if (txrx_peer) {
  2435. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2436. rx.err.decrypt_err,
  2437. 1,
  2438. link_id);
  2439. dp_rx_nbuf_free(nbuf);
  2440. break;
  2441. }
  2442. if (!dp_handle_rxdma_decrypt_err()) {
  2443. dp_rx_nbuf_free(nbuf);
  2444. break;
  2445. }
  2446. pool_id = wbm_err.info_bit.pool_id;
  2447. err_code = wbm_err.info_bit.rxdma_err_code;
  2448. tlv_hdr = rx_tlv_hdr;
  2449. dp_rx_process_rxdma_err(soc, nbuf,
  2450. tlv_hdr, NULL,
  2451. err_code,
  2452. pool_id,
  2453. link_id);
  2454. break;
  2455. case HAL_RXDMA_MULTICAST_ECHO:
  2456. if (txrx_peer)
  2457. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2458. rx.mec_drop, 1,
  2459. qdf_nbuf_len(nbuf),
  2460. link_id);
  2461. dp_rx_nbuf_free(nbuf);
  2462. break;
  2463. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2464. pool_id = wbm_err.info_bit.pool_id;
  2465. err_code = wbm_err.info_bit.rxdma_err_code;
  2466. tlv_hdr = rx_tlv_hdr;
  2467. dp_rx_process_rxdma_err(soc, nbuf,
  2468. tlv_hdr,
  2469. txrx_peer,
  2470. err_code,
  2471. pool_id,
  2472. link_id);
  2473. break;
  2474. default:
  2475. dp_rx_nbuf_free(nbuf);
  2476. dp_err_rl("RXDMA error %d",
  2477. wbm_err.info_bit.rxdma_err_code);
  2478. }
  2479. } else if (wbm_err.info_bit.rxdma_psh_rsn
  2480. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2481. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2482. rx_tlv_hdr,
  2483. HAL_RX_WBM_ERR_SRC_RXDMA,
  2484. link_id);
  2485. } else if (wbm_err.info_bit.rxdma_psh_rsn
  2486. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2487. dp_rx_err_err("rxdma push reason %u",
  2488. wbm_err.info_bit.rxdma_psh_rsn);
  2489. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2490. dp_rx_nbuf_free(nbuf);
  2491. } else {
  2492. /* should not enter here */
  2493. dp_rx_err_alert("invalid rxdma push reason %u",
  2494. wbm_err.info_bit.rxdma_psh_rsn);
  2495. dp_rx_nbuf_free(nbuf);
  2496. dp_assert_always_internal(0);
  2497. }
  2498. } else {
  2499. /* Should not come here */
  2500. qdf_assert(0);
  2501. }
  2502. if (txrx_peer)
  2503. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2504. DP_MOD_ID_RX_ERR);
  2505. nbuf = next;
  2506. }
  2507. return rx_bufs_used; /* Assume no scale factor for now */
  2508. }
  2509. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2510. /**
  2511. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2512. *
  2513. * @soc: core DP main context
  2514. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2515. * @rx_desc: void pointer to rx descriptor
  2516. *
  2517. * Return: void
  2518. */
  2519. static void dup_desc_dbg(struct dp_soc *soc,
  2520. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2521. void *rx_desc)
  2522. {
  2523. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2524. dp_rx_dump_info_and_assert(
  2525. soc,
  2526. soc->rx_rel_ring.hal_srng,
  2527. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2528. rx_desc);
  2529. }
  2530. /**
  2531. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2532. *
  2533. * @soc: core DP main context
  2534. * @mac_id: mac id which is one of 3 mac_ids
  2535. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2536. * @head: head of descs list to be freed
  2537. * @tail: tail of decs list to be freed
  2538. *
  2539. * Return: number of msdu in MPDU to be popped
  2540. */
  2541. static inline uint32_t
  2542. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2543. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2544. union dp_rx_desc_list_elem_t **head,
  2545. union dp_rx_desc_list_elem_t **tail)
  2546. {
  2547. void *rx_msdu_link_desc;
  2548. qdf_nbuf_t msdu;
  2549. qdf_nbuf_t last;
  2550. struct hal_rx_msdu_list msdu_list;
  2551. uint16_t num_msdus;
  2552. struct hal_buf_info buf_info;
  2553. uint32_t rx_bufs_used = 0;
  2554. uint32_t msdu_cnt;
  2555. uint32_t i;
  2556. uint8_t push_reason;
  2557. uint8_t rxdma_error_code = 0;
  2558. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2559. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2560. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2561. hal_rxdma_desc_t ring_desc;
  2562. struct rx_desc_pool *rx_desc_pool;
  2563. if (!pdev) {
  2564. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2565. soc, mac_id);
  2566. return rx_bufs_used;
  2567. }
  2568. msdu = 0;
  2569. last = NULL;
  2570. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2571. &buf_info, &msdu_cnt);
  2572. push_reason =
  2573. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2574. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2575. rxdma_error_code =
  2576. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2577. }
  2578. do {
  2579. rx_msdu_link_desc =
  2580. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2581. qdf_assert_always(rx_msdu_link_desc);
  2582. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2583. &msdu_list, &num_msdus);
  2584. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2585. /* if the msdus belongs to NSS offloaded radio &&
  2586. * the rbm is not SW1_BM then return the msdu_link
  2587. * descriptor without freeing the msdus (nbufs). let
  2588. * these buffers be given to NSS completion ring for
  2589. * NSS to free them.
  2590. * else iterate through the msdu link desc list and
  2591. * free each msdu in the list.
  2592. */
  2593. if (msdu_list.rbm[0] !=
  2594. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2595. wlan_cfg_get_dp_pdev_nss_enabled(
  2596. pdev->wlan_cfg_ctx))
  2597. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2598. else {
  2599. for (i = 0; i < num_msdus; i++) {
  2600. struct dp_rx_desc *rx_desc =
  2601. soc->arch_ops.
  2602. dp_rx_desc_cookie_2_va(
  2603. soc,
  2604. msdu_list.sw_cookie[i]);
  2605. qdf_assert_always(rx_desc);
  2606. msdu = rx_desc->nbuf;
  2607. /*
  2608. * this is a unlikely scenario
  2609. * where the host is reaping
  2610. * a descriptor which
  2611. * it already reaped just a while ago
  2612. * but is yet to replenish
  2613. * it back to HW.
  2614. * In this case host will dump
  2615. * the last 128 descriptors
  2616. * including the software descriptor
  2617. * rx_desc and assert.
  2618. */
  2619. ring_desc = rxdma_dst_ring_desc;
  2620. if (qdf_unlikely(!rx_desc->in_use)) {
  2621. dup_desc_dbg(soc,
  2622. ring_desc,
  2623. rx_desc);
  2624. continue;
  2625. }
  2626. if (rx_desc->unmapped == 0) {
  2627. rx_desc_pool =
  2628. &soc->rx_desc_buf[rx_desc->pool_id];
  2629. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2630. dp_rx_nbuf_unmap_pool(soc,
  2631. rx_desc_pool,
  2632. msdu);
  2633. rx_desc->unmapped = 1;
  2634. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2635. }
  2636. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2637. soc, msdu);
  2638. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2639. rx_desc->pool_id);
  2640. rx_bufs_used++;
  2641. dp_rx_add_to_free_desc_list(head,
  2642. tail, rx_desc);
  2643. }
  2644. }
  2645. } else {
  2646. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2647. }
  2648. /*
  2649. * Store the current link buffer into to the local structure
  2650. * to be used for release purpose.
  2651. */
  2652. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2653. buf_info.paddr, buf_info.sw_cookie,
  2654. buf_info.rbm);
  2655. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2656. &buf_info);
  2657. dp_rx_link_desc_return_by_addr(soc,
  2658. (hal_buff_addrinfo_t)
  2659. rx_link_buf_info,
  2660. bm_action);
  2661. } while (buf_info.paddr);
  2662. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2663. if (pdev)
  2664. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2665. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2666. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2667. }
  2668. return rx_bufs_used;
  2669. }
  2670. uint32_t
  2671. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2672. uint32_t mac_id, uint32_t quota)
  2673. {
  2674. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2675. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2676. hal_soc_handle_t hal_soc;
  2677. void *err_dst_srng;
  2678. union dp_rx_desc_list_elem_t *head = NULL;
  2679. union dp_rx_desc_list_elem_t *tail = NULL;
  2680. struct dp_srng *dp_rxdma_srng;
  2681. struct rx_desc_pool *rx_desc_pool;
  2682. uint32_t work_done = 0;
  2683. uint32_t rx_bufs_used = 0;
  2684. if (!pdev)
  2685. return 0;
  2686. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2687. if (!err_dst_srng) {
  2688. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2689. soc, err_dst_srng);
  2690. return 0;
  2691. }
  2692. hal_soc = soc->hal_soc;
  2693. qdf_assert(hal_soc);
  2694. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2695. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2696. soc, err_dst_srng);
  2697. return 0;
  2698. }
  2699. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2700. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2701. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2702. rxdma_dst_ring_desc,
  2703. &head, &tail);
  2704. }
  2705. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2706. if (rx_bufs_used) {
  2707. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2708. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2709. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2710. } else {
  2711. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2712. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2713. }
  2714. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2715. rx_desc_pool, rx_bufs_used, &head, &tail, false);
  2716. work_done += rx_bufs_used;
  2717. }
  2718. return work_done;
  2719. }
  2720. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2721. static inline void
  2722. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2723. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2724. union dp_rx_desc_list_elem_t **head,
  2725. union dp_rx_desc_list_elem_t **tail,
  2726. uint32_t *rx_bufs_used)
  2727. {
  2728. void *rx_msdu_link_desc;
  2729. qdf_nbuf_t msdu;
  2730. qdf_nbuf_t last;
  2731. struct hal_rx_msdu_list msdu_list;
  2732. uint16_t num_msdus;
  2733. struct hal_buf_info buf_info;
  2734. uint32_t msdu_cnt, i;
  2735. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2736. struct rx_desc_pool *rx_desc_pool;
  2737. struct dp_rx_desc *rx_desc;
  2738. msdu = 0;
  2739. last = NULL;
  2740. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2741. &buf_info, &msdu_cnt);
  2742. do {
  2743. rx_msdu_link_desc =
  2744. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2745. if (!rx_msdu_link_desc) {
  2746. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2747. break;
  2748. }
  2749. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2750. &msdu_list, &num_msdus);
  2751. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2752. for (i = 0; i < num_msdus; i++) {
  2753. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  2754. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  2755. msdu_list.sw_cookie[i]);
  2756. continue;
  2757. }
  2758. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2759. soc,
  2760. msdu_list.sw_cookie[i]);
  2761. qdf_assert_always(rx_desc);
  2762. rx_desc_pool =
  2763. &soc->rx_desc_buf[rx_desc->pool_id];
  2764. msdu = rx_desc->nbuf;
  2765. /*
  2766. * this is a unlikely scenario where the host is reaping
  2767. * a descriptor which it already reaped just a while ago
  2768. * but is yet to replenish it back to HW.
  2769. */
  2770. if (qdf_unlikely(!rx_desc->in_use) ||
  2771. qdf_unlikely(!msdu)) {
  2772. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  2773. continue;
  2774. }
  2775. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2776. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  2777. rx_desc->unmapped = 1;
  2778. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2779. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2780. rx_desc->pool_id);
  2781. rx_bufs_used[rx_desc->pool_id]++;
  2782. dp_rx_add_to_free_desc_list(head,
  2783. tail, rx_desc);
  2784. }
  2785. }
  2786. /*
  2787. * Store the current link buffer into to the local structure
  2788. * to be used for release purpose.
  2789. */
  2790. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2791. buf_info.paddr, buf_info.sw_cookie,
  2792. buf_info.rbm);
  2793. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2794. &buf_info);
  2795. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  2796. rx_link_buf_info,
  2797. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2798. } while (buf_info.paddr);
  2799. }
  2800. void
  2801. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  2802. uint32_t buf_type)
  2803. {
  2804. struct hal_buf_info buf_info = {0};
  2805. struct dp_rx_desc *rx_desc = NULL;
  2806. struct rx_desc_pool *rx_desc_pool;
  2807. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  2808. union dp_rx_desc_list_elem_t *head = NULL;
  2809. union dp_rx_desc_list_elem_t *tail = NULL;
  2810. uint8_t pool_id;
  2811. uint8_t mac_id;
  2812. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  2813. if (!buf_info.paddr) {
  2814. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  2815. return;
  2816. }
  2817. /* buffer_addr_info is the first element of ring_desc */
  2818. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  2819. &buf_info);
  2820. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  2821. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  2822. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2823. soc,
  2824. buf_info.sw_cookie);
  2825. if (rx_desc && rx_desc->nbuf) {
  2826. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2827. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2828. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  2829. rx_desc->nbuf);
  2830. rx_desc->unmapped = 1;
  2831. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2832. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  2833. rx_desc->pool_id);
  2834. dp_rx_add_to_free_desc_list(&head,
  2835. &tail,
  2836. rx_desc);
  2837. rx_bufs_reaped[rx_desc->pool_id]++;
  2838. }
  2839. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  2840. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  2841. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  2842. &head, &tail, rx_bufs_reaped);
  2843. }
  2844. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2845. struct rx_desc_pool *rx_desc_pool;
  2846. struct dp_srng *dp_rxdma_srng;
  2847. if (!rx_bufs_reaped[mac_id])
  2848. continue;
  2849. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  2850. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2851. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2852. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2853. rx_desc_pool,
  2854. rx_bufs_reaped[mac_id],
  2855. &head, &tail, false);
  2856. }
  2857. }
  2858. #endif /* QCA_HOST_MODE_WIFI_DISABLED */