dp_main.c 144 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <hal_api.h>
  23. #include <hif.h>
  24. #include <htt.h>
  25. #include <wdi_event.h>
  26. #include <queue.h>
  27. #include "dp_htt.h"
  28. #include "dp_types.h"
  29. #include "dp_internal.h"
  30. #include "dp_tx.h"
  31. #include "dp_tx_desc.h"
  32. #include "dp_rx.h"
  33. #include <cdp_txrx_handle.h>
  34. #include <wlan_cfg.h>
  35. #include "cdp_txrx_cmn_struct.h"
  36. #include <qdf_util.h>
  37. #include "dp_peer.h"
  38. #include "dp_rx_mon.h"
  39. #include "htt_stats.h"
  40. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  41. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  42. #include "cdp_txrx_flow_ctrl_v2.h"
  43. #else
  44. static inline void
  45. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  46. {
  47. return;
  48. }
  49. #endif
  50. #include <ol_cfg.h>
  51. #include "dp_ipa.h"
  52. #define DP_INTR_POLL_TIMER_MS 10
  53. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  54. #define DP_MCS_LENGTH (6*MAX_MCS)
  55. #define DP_NSS_LENGTH (6*SS_COUNT)
  56. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  57. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  58. #define DP_MAX_MCS_STRING_LEN 30
  59. #define DP_CURR_FW_STATS_AVAIL 19
  60. #define DP_HTT_DBG_EXT_STATS_MAX 256
  61. #ifdef IPA_OFFLOAD
  62. /* Exclude IPA rings from the interrupt context */
  63. #define TX_RING_MASK_VAL 0x7
  64. #define RX_RING_MASK_VAL 0x7
  65. #else
  66. #define TX_RING_MASK_VAL 0xF
  67. #define RX_RING_MASK_VAL 0xF
  68. #endif
  69. /**
  70. * default_dscp_tid_map - Default DSCP-TID mapping
  71. *
  72. * DSCP TID AC
  73. * 000000 0 WME_AC_BE
  74. * 001000 1 WME_AC_BK
  75. * 010000 1 WME_AC_BK
  76. * 011000 0 WME_AC_BE
  77. * 100000 5 WME_AC_VI
  78. * 101000 5 WME_AC_VI
  79. * 110000 6 WME_AC_VO
  80. * 111000 6 WME_AC_VO
  81. */
  82. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  83. 0, 0, 0, 0, 0, 0, 0, 0,
  84. 1, 1, 1, 1, 1, 1, 1, 1,
  85. 1, 1, 1, 1, 1, 1, 1, 1,
  86. 0, 0, 0, 0, 0, 0, 0, 0,
  87. 5, 5, 5, 5, 5, 5, 5, 5,
  88. 5, 5, 5, 5, 5, 5, 5, 5,
  89. 6, 6, 6, 6, 6, 6, 6, 6,
  90. 6, 6, 6, 6, 6, 6, 6, 6,
  91. };
  92. /*
  93. * struct dp_rate_debug
  94. *
  95. * @mcs_type: print string for a given mcs
  96. * @valid: valid mcs rate?
  97. */
  98. struct dp_rate_debug {
  99. char mcs_type[DP_MAX_MCS_STRING_LEN];
  100. uint8_t valid;
  101. };
  102. #define MCS_VALID 1
  103. #define MCS_INVALID 0
  104. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  105. {
  106. {"CCK 11 Mbps Long ", MCS_VALID},
  107. {"CCK 5.5 Mbps Long ", MCS_VALID},
  108. {"CCK 2 Mbps Long ", MCS_VALID},
  109. {"CCK 1 Mbps Long ", MCS_VALID},
  110. {"CCK 11 Mbps Short ", MCS_VALID},
  111. {"CCK 5.5 Mbps Short", MCS_VALID},
  112. {"CCK 2 Mbps Short ", MCS_VALID},
  113. {"INVALID ", MCS_INVALID},
  114. {"INVALID ", MCS_INVALID},
  115. {"INVALID ", MCS_INVALID},
  116. {"INVALID ", MCS_INVALID},
  117. {"INVALID ", MCS_INVALID},
  118. {"INVALID ", MCS_VALID},
  119. },
  120. {
  121. {"OFDM 48 Mbps", MCS_VALID},
  122. {"OFDM 24 Mbps", MCS_VALID},
  123. {"OFDM 12 Mbps", MCS_VALID},
  124. {"OFDM 6 Mbps ", MCS_VALID},
  125. {"OFDM 54 Mbps", MCS_VALID},
  126. {"OFDM 36 Mbps", MCS_VALID},
  127. {"OFDM 18 Mbps", MCS_VALID},
  128. {"OFDM 9 Mbps ", MCS_VALID},
  129. {"INVALID ", MCS_INVALID},
  130. {"INVALID ", MCS_INVALID},
  131. {"INVALID ", MCS_INVALID},
  132. {"INVALID ", MCS_INVALID},
  133. {"INVALID ", MCS_VALID},
  134. },
  135. {
  136. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  137. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  138. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  139. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  140. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  141. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  142. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  143. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  144. {"INVALID ", MCS_INVALID},
  145. {"INVALID ", MCS_INVALID},
  146. {"INVALID ", MCS_INVALID},
  147. {"INVALID ", MCS_INVALID},
  148. {"INVALID ", MCS_VALID},
  149. },
  150. {
  151. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  152. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  153. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  154. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  155. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  156. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  157. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  158. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  159. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  160. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  161. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  162. {"VHT MCS 10 (1024-QAM 5/6)", MCS_VALID},
  163. {"INVALID ", MCS_VALID},
  164. },
  165. {
  166. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  167. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  168. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  169. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  170. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  171. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  172. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  173. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  174. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  175. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  176. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  177. {"HE MCS 10 (1024-QAM 5/6)", MCS_VALID},
  178. {"INVALID ", MCS_VALID},
  179. }
  180. };
  181. /**
  182. * @brief Cpu ring map types
  183. */
  184. enum dp_cpu_ring_map_types {
  185. DP_DEFAULT_MAP,
  186. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  187. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  188. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  189. DP_CPU_RING_MAP_MAX
  190. };
  191. /**
  192. * @brief Cpu to tx ring map
  193. */
  194. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  195. {0x0, 0x1, 0x2, 0x0},
  196. {0x1, 0x2, 0x1, 0x2},
  197. {0x0, 0x2, 0x0, 0x2},
  198. {0x2, 0x2, 0x2, 0x2}
  199. };
  200. /**
  201. * @brief Select the type of statistics
  202. */
  203. enum dp_stats_type {
  204. STATS_FW = 0,
  205. STATS_HOST = 1,
  206. STATS_TYPE_MAX = 2,
  207. };
  208. /**
  209. * @brief General Firmware statistics options
  210. *
  211. */
  212. enum dp_fw_stats {
  213. TXRX_FW_STATS_INVALID = -1,
  214. };
  215. /**
  216. * dp_stats_mapping_table - Firmware and Host statistics
  217. * currently supported
  218. */
  219. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  220. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  221. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  222. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  223. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  224. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  225. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  226. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  227. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  228. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  229. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  230. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  231. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  232. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  233. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  234. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  235. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  236. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  237. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  238. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  239. /* Last ENUM for HTT FW STATS */
  240. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  241. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  242. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  243. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  244. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  245. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  246. };
  247. /**
  248. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  249. * @ring_num: ring num of the ring being queried
  250. * @grp_mask: the grp_mask array for the ring type in question.
  251. *
  252. * The grp_mask array is indexed by group number and the bit fields correspond
  253. * to ring numbers. We are finding which interrupt group a ring belongs to.
  254. *
  255. * Return: the index in the grp_mask array with the ring number.
  256. * -QDF_STATUS_E_NOENT if no entry is found
  257. */
  258. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  259. {
  260. int ext_group_num;
  261. int mask = 1 << ring_num;
  262. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  263. ext_group_num++) {
  264. if (mask & grp_mask[ext_group_num])
  265. return ext_group_num;
  266. }
  267. return -QDF_STATUS_E_NOENT;
  268. }
  269. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  270. enum hal_ring_type ring_type,
  271. int ring_num)
  272. {
  273. int *grp_mask;
  274. switch (ring_type) {
  275. case WBM2SW_RELEASE:
  276. /* dp_tx_comp_handler - soc->tx_comp_ring */
  277. if (ring_num < 3)
  278. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  279. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  280. else if (ring_num == 3) {
  281. /* sw treats this as a separate ring type */
  282. grp_mask = &soc->wlan_cfg_ctx->
  283. int_rx_wbm_rel_ring_mask[0];
  284. ring_num = 0;
  285. } else {
  286. qdf_assert(0);
  287. return -QDF_STATUS_E_NOENT;
  288. }
  289. break;
  290. case REO_EXCEPTION:
  291. /* dp_rx_err_process - &soc->reo_exception_ring */
  292. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  293. break;
  294. case REO_DST:
  295. /* dp_rx_process - soc->reo_dest_ring */
  296. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  297. break;
  298. case REO_STATUS:
  299. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  300. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  301. break;
  302. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  303. case RXDMA_MONITOR_STATUS:
  304. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  305. case RXDMA_MONITOR_DST:
  306. /* dp_mon_process */
  307. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  308. break;
  309. case RXDMA_MONITOR_BUF:
  310. case RXDMA_BUF:
  311. /* TODO: support low_thresh interrupt */
  312. return -QDF_STATUS_E_NOENT;
  313. break;
  314. case TCL_DATA:
  315. case TCL_CMD:
  316. case REO_CMD:
  317. case SW2WBM_RELEASE:
  318. case WBM_IDLE_LINK:
  319. /* normally empty SW_TO_HW rings */
  320. return -QDF_STATUS_E_NOENT;
  321. break;
  322. case TCL_STATUS:
  323. case REO_REINJECT:
  324. case RXDMA_DST:
  325. /* misc unused rings */
  326. return -QDF_STATUS_E_NOENT;
  327. break;
  328. case CE_SRC:
  329. case CE_DST:
  330. case CE_DST_STATUS:
  331. /* CE_rings - currently handled by hif */
  332. default:
  333. return -QDF_STATUS_E_NOENT;
  334. break;
  335. }
  336. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  337. }
  338. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  339. *ring_params, int ring_type, int ring_num)
  340. {
  341. int msi_group_number;
  342. int msi_data_count;
  343. int ret;
  344. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  345. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  346. &msi_data_count, &msi_data_start,
  347. &msi_irq_start);
  348. if (ret)
  349. return;
  350. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  351. ring_num);
  352. if (msi_group_number < 0) {
  353. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  354. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  355. ring_type, ring_num);
  356. ring_params->msi_addr = 0;
  357. ring_params->msi_data = 0;
  358. return;
  359. }
  360. if (msi_group_number > msi_data_count) {
  361. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  362. FL("2 msi_groups will share an msi; msi_group_num %d"),
  363. msi_group_number);
  364. QDF_ASSERT(0);
  365. }
  366. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  367. ring_params->msi_addr = addr_low;
  368. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  369. ring_params->msi_data = (msi_group_number % msi_data_count)
  370. + msi_data_start;
  371. ring_params->flags |= HAL_SRNG_MSI_INTR;
  372. }
  373. /**
  374. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  375. */
  376. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  377. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  378. {
  379. void *hal_soc = soc->hal_soc;
  380. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  381. /* TODO: See if we should get align size from hal */
  382. uint32_t ring_base_align = 8;
  383. struct hal_srng_params ring_params;
  384. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  385. /* TODO: Currently hal layer takes care of endianness related settings.
  386. * See if these settings need to passed from DP layer
  387. */
  388. ring_params.flags = 0;
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  390. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  391. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  392. srng->hal_srng = NULL;
  393. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  394. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  395. soc->osdev, soc->osdev->dev, srng->alloc_size,
  396. &(srng->base_paddr_unaligned));
  397. if (!srng->base_vaddr_unaligned) {
  398. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  399. FL("alloc failed - ring_type: %d, ring_num %d"),
  400. ring_type, ring_num);
  401. return QDF_STATUS_E_NOMEM;
  402. }
  403. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  404. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  405. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  406. ((unsigned long)(ring_params.ring_base_vaddr) -
  407. (unsigned long)srng->base_vaddr_unaligned);
  408. ring_params.num_entries = num_entries;
  409. if (soc->intr_mode == DP_INTR_MSI) {
  410. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  411. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  412. FL("Using MSI for ring_type: %d, ring_num %d"),
  413. ring_type, ring_num);
  414. } else {
  415. ring_params.msi_data = 0;
  416. ring_params.msi_addr = 0;
  417. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  418. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  419. ring_type, ring_num);
  420. }
  421. /*
  422. * Setup interrupt timer and batch counter thresholds for
  423. * interrupt mitigation based on ring type
  424. */
  425. if (ring_type == REO_DST) {
  426. ring_params.intr_timer_thres_us =
  427. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  428. ring_params.intr_batch_cntr_thres_entries =
  429. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  430. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  431. ring_params.intr_timer_thres_us =
  432. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  433. ring_params.intr_batch_cntr_thres_entries =
  434. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  435. } else {
  436. ring_params.intr_timer_thres_us =
  437. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  438. ring_params.intr_batch_cntr_thres_entries =
  439. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  440. }
  441. /* Enable low threshold interrupts for rx buffer rings (regular and
  442. * monitor buffer rings.
  443. * TODO: See if this is required for any other ring
  444. */
  445. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  446. /* TODO: Setting low threshold to 1/8th of ring size
  447. * see if this needs to be configurable
  448. */
  449. ring_params.low_threshold = num_entries >> 3;
  450. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  451. ring_params.intr_timer_thres_us = 0x1000;
  452. }
  453. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  454. mac_id, &ring_params);
  455. return 0;
  456. }
  457. /**
  458. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  459. * Any buffers allocated and attached to ring entries are expected to be freed
  460. * before calling this function.
  461. */
  462. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  463. int ring_type, int ring_num)
  464. {
  465. if (!srng->hal_srng) {
  466. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  467. FL("Ring type: %d, num:%d not setup"),
  468. ring_type, ring_num);
  469. return;
  470. }
  471. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  472. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  473. srng->alloc_size,
  474. srng->base_vaddr_unaligned,
  475. srng->base_paddr_unaligned, 0);
  476. }
  477. #ifdef IPA_OFFLOAD
  478. /**
  479. * dp_tx_ipa_uc_detach - Free autonomy TX resources
  480. * @soc: data path instance
  481. * @pdev: core txrx pdev context
  482. *
  483. * Free allocated TX buffers with WBM SRNG
  484. *
  485. * Return: none
  486. */
  487. static void dp_tx_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  488. {
  489. int idx;
  490. for (idx = 0; idx < soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt; idx++) {
  491. if (soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr[idx])
  492. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr[idx]);
  493. }
  494. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr);
  495. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr = NULL;
  496. }
  497. /**
  498. * dp_rx_ipa_uc_detach - free autonomy RX resources
  499. * @soc: data path instance
  500. * @pdev: core txrx pdev context
  501. *
  502. * This function will detach DP RX into main device context
  503. * will free DP Rx resources.
  504. *
  505. * Return: none
  506. */
  507. static void dp_rx_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  508. {
  509. }
  510. static int dp_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  511. {
  512. /* TX resource detach */
  513. dp_tx_ipa_uc_detach(soc, pdev);
  514. /* RX resource detach */
  515. dp_rx_ipa_uc_detach(soc, pdev);
  516. dp_srng_cleanup(soc, &pdev->ipa_rx_refill_buf_ring, RXDMA_BUF, 2);
  517. return QDF_STATUS_SUCCESS; /* success */
  518. }
  519. /* Hard coded config parameters until dp_ops_cfg.cfg_attach implemented */
  520. #define CFG_IPA_UC_TX_BUF_SIZE_DEFAULT (2048)
  521. /**
  522. * dp_tx_ipa_uc_attach - Allocate autonomy TX resources
  523. * @soc: data path instance
  524. * @pdev: Physical device handle
  525. *
  526. * Allocate TX buffer from non-cacheable memory
  527. * Attache allocated TX buffers with WBM SRNG
  528. *
  529. * Return: int
  530. */
  531. static int dp_tx_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  532. {
  533. uint32_t tx_buffer_count;
  534. uint32_t ring_base_align = 8;
  535. void *buffer_vaddr_unaligned;
  536. void *buffer_vaddr;
  537. qdf_dma_addr_t buffer_paddr_unaligned;
  538. qdf_dma_addr_t buffer_paddr;
  539. void *wbm_srng = soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  540. uint32_t paddr_lo;
  541. uint32_t paddr_hi;
  542. void *ring_entry;
  543. int ring_size = ((struct hal_srng *)wbm_srng)->ring_size;
  544. int retval = QDF_STATUS_SUCCESS;
  545. /*
  546. * Uncomment when dp_ops_cfg.cfg_attach is implemented
  547. * unsigned int uc_tx_buf_sz =
  548. * dp_cfg_ipa_uc_tx_buf_size(pdev->osif_pdev);
  549. */
  550. unsigned int uc_tx_buf_sz = CFG_IPA_UC_TX_BUF_SIZE_DEFAULT;
  551. unsigned int alloc_size = uc_tx_buf_sz + ring_base_align - 1;
  552. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  553. "requested %d buffers to be posted to wbm ring",
  554. ring_size);
  555. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr = qdf_mem_malloc(ring_size *
  556. sizeof(*soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr));
  557. if (!soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr) {
  558. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  559. "%s: IPA WBM Ring mem_info alloc fail", __func__);
  560. return -ENOMEM;
  561. }
  562. hal_srng_access_start(soc->hal_soc, wbm_srng);
  563. /* Allocate TX buffers as many as possible */
  564. for (tx_buffer_count = 0;
  565. tx_buffer_count < ring_size; tx_buffer_count++) {
  566. ring_entry = hal_srng_src_get_next(soc->hal_soc, wbm_srng);
  567. if (!ring_entry) {
  568. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  569. "Failed to get WBM ring entry\n");
  570. goto fail;
  571. }
  572. buffer_vaddr_unaligned = qdf_mem_alloc_consistent(soc->osdev,
  573. soc->osdev->dev, alloc_size, &buffer_paddr_unaligned);
  574. if (!buffer_vaddr_unaligned) {
  575. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  576. "IPA WDI TX buffer alloc fail %d allocated\n",
  577. tx_buffer_count);
  578. break;
  579. }
  580. buffer_vaddr = buffer_vaddr_unaligned +
  581. ((unsigned long)buffer_vaddr_unaligned %
  582. ring_base_align);
  583. buffer_paddr = buffer_paddr_unaligned +
  584. ((unsigned long)(buffer_vaddr) -
  585. (unsigned long)buffer_vaddr_unaligned);
  586. paddr_lo = ((u64)buffer_paddr & 0x00000000ffffffff);
  587. paddr_hi = ((u64)buffer_paddr & 0x0000001f00000000) >> 32;
  588. HAL_WBM_PADDR_LO_SET(ring_entry, paddr_lo);
  589. HAL_WBM_PADDR_HI_SET(ring_entry, paddr_hi);
  590. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr[tx_buffer_count] =
  591. buffer_vaddr;
  592. }
  593. hal_srng_access_end(soc->hal_soc, wbm_srng);
  594. soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt = tx_buffer_count;
  595. return retval;
  596. fail:
  597. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr);
  598. return retval;
  599. }
  600. /**
  601. * dp_rx_ipa_uc_attach - Allocate autonomy RX resources
  602. * @soc: data path instance
  603. * @pdev: core txrx pdev context
  604. *
  605. * This function will attach a DP RX instance into the main
  606. * device (SOC) context.
  607. *
  608. * Return: QDF_STATUS_SUCCESS: success
  609. * QDF_STATUS_E_RESOURCES: Error return
  610. */
  611. static int dp_rx_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  612. {
  613. return QDF_STATUS_SUCCESS;
  614. }
  615. static int dp_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  616. {
  617. int error;
  618. /* TX resource attach */
  619. error = dp_tx_ipa_uc_attach(soc, pdev);
  620. if (error) {
  621. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  622. "DP IPA UC TX attach fail code %d\n", error);
  623. return error;
  624. }
  625. /* RX resource attach */
  626. error = dp_rx_ipa_uc_attach(soc, pdev);
  627. if (error) {
  628. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  629. "DP IPA UC RX attach fail code %d\n", error);
  630. dp_tx_ipa_uc_detach(soc, pdev);
  631. return error;
  632. }
  633. return QDF_STATUS_SUCCESS; /* success */
  634. }
  635. #else
  636. static int dp_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  637. {
  638. return QDF_STATUS_SUCCESS;
  639. }
  640. static int dp_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  641. {
  642. return QDF_STATUS_SUCCESS;
  643. }
  644. #endif
  645. /* TODO: Need this interface from HIF */
  646. void *hif_get_hal_handle(void *hif_handle);
  647. /*
  648. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  649. * @dp_ctx: DP SOC handle
  650. * @budget: Number of frames/descriptors that can be processed in one shot
  651. *
  652. * Return: remaining budget/quota for the soc device
  653. */
  654. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  655. {
  656. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  657. struct dp_soc *soc = int_ctx->soc;
  658. int ring = 0;
  659. uint32_t work_done = 0;
  660. uint32_t budget = dp_budget;
  661. uint8_t tx_mask = int_ctx->tx_ring_mask;
  662. uint8_t rx_mask = int_ctx->rx_ring_mask;
  663. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  664. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  665. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  666. /* Process Tx completion interrupts first to return back buffers */
  667. if (tx_mask) {
  668. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  669. if (tx_mask & (1 << ring)) {
  670. work_done =
  671. dp_tx_comp_handler(soc, ring, budget);
  672. budget -= work_done;
  673. if (work_done)
  674. QDF_TRACE(QDF_MODULE_ID_DP,
  675. QDF_TRACE_LEVEL_INFO,
  676. "tx mask 0x%x ring %d,"
  677. "budget %d",
  678. tx_mask, ring, budget);
  679. if (budget <= 0)
  680. goto budget_done;
  681. }
  682. }
  683. }
  684. /* Process REO Exception ring interrupt */
  685. if (rx_err_mask) {
  686. work_done = dp_rx_err_process(soc,
  687. soc->reo_exception_ring.hal_srng, budget);
  688. budget -= work_done;
  689. if (work_done)
  690. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  691. "REO Exception Ring: work_done %d budget %d",
  692. work_done, budget);
  693. if (budget <= 0) {
  694. goto budget_done;
  695. }
  696. }
  697. /* Process Rx WBM release ring interrupt */
  698. if (rx_wbm_rel_mask) {
  699. work_done = dp_rx_wbm_err_process(soc,
  700. soc->rx_rel_ring.hal_srng, budget);
  701. budget -= work_done;
  702. if (work_done)
  703. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  704. "WBM Release Ring: work_done %d budget %d",
  705. work_done, budget);
  706. if (budget <= 0) {
  707. goto budget_done;
  708. }
  709. }
  710. /* Process Rx interrupts */
  711. if (rx_mask) {
  712. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  713. if (rx_mask & (1 << ring)) {
  714. work_done =
  715. dp_rx_process(int_ctx,
  716. soc->reo_dest_ring[ring].hal_srng,
  717. budget);
  718. budget -= work_done;
  719. if (work_done)
  720. QDF_TRACE(QDF_MODULE_ID_DP,
  721. QDF_TRACE_LEVEL_INFO,
  722. "rx mask 0x%x ring %d,"
  723. "budget %d",
  724. tx_mask, ring, budget);
  725. if (budget <= 0)
  726. goto budget_done;
  727. }
  728. }
  729. }
  730. if (reo_status_mask)
  731. dp_reo_status_ring_handler(soc);
  732. /* Process LMAC interrupts */
  733. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  734. if (soc->pdev_list[ring] == NULL)
  735. continue;
  736. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  737. work_done =
  738. dp_mon_process(soc, ring, budget);
  739. budget -= work_done;
  740. }
  741. if (int_ctx->rxdma2host_ring_mask & (1 << ring)) {
  742. work_done =
  743. dp_rxdma_err_process(soc, ring, budget);
  744. budget -= work_done;
  745. }
  746. }
  747. qdf_lro_flush(int_ctx->lro_ctx);
  748. budget_done:
  749. return dp_budget - budget;
  750. }
  751. #ifdef DP_INTR_POLL_BASED
  752. /* dp_interrupt_timer()- timer poll for interrupts
  753. *
  754. * @arg: SoC Handle
  755. *
  756. * Return:
  757. *
  758. */
  759. static void dp_interrupt_timer(void *arg)
  760. {
  761. struct dp_soc *soc = (struct dp_soc *) arg;
  762. int i;
  763. if (qdf_atomic_read(&soc->cmn_init_done)) {
  764. for (i = 0;
  765. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  766. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  767. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  768. }
  769. }
  770. /*
  771. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  772. * @txrx_soc: DP SOC handle
  773. *
  774. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  775. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  776. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  777. *
  778. * Return: 0 for success. nonzero for failure.
  779. */
  780. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  781. {
  782. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  783. int i;
  784. soc->intr_mode = DP_INTR_POLL;
  785. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  786. soc->intr_ctx[i].dp_intr_id = i;
  787. soc->intr_ctx[i].tx_ring_mask = TX_RING_MASK_VAL;
  788. soc->intr_ctx[i].rx_ring_mask = RX_RING_MASK_VAL;
  789. soc->intr_ctx[i].rx_mon_ring_mask = 0x1;
  790. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  791. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  792. soc->intr_ctx[i].reo_status_ring_mask = 0x1;
  793. soc->intr_ctx[i].rxdma2host_ring_mask = 0x1;
  794. soc->intr_ctx[i].soc = soc;
  795. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  796. }
  797. qdf_timer_init(soc->osdev, &soc->int_timer,
  798. dp_interrupt_timer, (void *)soc,
  799. QDF_TIMER_TYPE_WAKE_APPS);
  800. return QDF_STATUS_SUCCESS;
  801. }
  802. #ifdef CONFIG_MCL
  803. extern int con_mode_monitor;
  804. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  805. /*
  806. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  807. * @txrx_soc: DP SOC handle
  808. *
  809. * Call the appropriate attach function based on the mode of operation.
  810. * This is a WAR for enabling monitor mode.
  811. *
  812. * Return: 0 for success. nonzero for failure.
  813. */
  814. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  815. {
  816. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  817. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  818. FL("Attach interrupts in Poll mode"));
  819. return dp_soc_interrupt_attach_poll(txrx_soc);
  820. } else {
  821. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  822. FL("Attach interrupts in MSI mode"));
  823. return dp_soc_interrupt_attach(txrx_soc);
  824. }
  825. }
  826. #else
  827. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  828. {
  829. return dp_soc_interrupt_attach_poll(txrx_soc);
  830. }
  831. #endif
  832. #endif
  833. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  834. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  835. {
  836. int j;
  837. int num_irq = 0;
  838. int tx_mask =
  839. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  840. int rx_mask =
  841. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  842. int rx_mon_mask =
  843. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  844. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  845. soc->wlan_cfg_ctx, intr_ctx_num);
  846. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  847. soc->wlan_cfg_ctx, intr_ctx_num);
  848. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  849. soc->wlan_cfg_ctx, intr_ctx_num);
  850. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  851. if (tx_mask & (1 << j)) {
  852. irq_id_map[num_irq++] =
  853. (wbm2host_tx_completions_ring1 - j);
  854. }
  855. if (rx_mask & (1 << j)) {
  856. irq_id_map[num_irq++] =
  857. (reo2host_destination_ring1 - j);
  858. }
  859. if (rx_mon_mask & (1 << j)) {
  860. irq_id_map[num_irq++] =
  861. (ppdu_end_interrupts_mac1 - j);
  862. }
  863. if (rx_wbm_rel_ring_mask & (1 << j))
  864. irq_id_map[num_irq++] = wbm2host_rx_release;
  865. if (rx_err_ring_mask & (1 << j))
  866. irq_id_map[num_irq++] = reo2host_exception;
  867. if (reo_status_ring_mask & (1 << j))
  868. irq_id_map[num_irq++] = reo2host_status;
  869. }
  870. *num_irq_r = num_irq;
  871. }
  872. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  873. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  874. int msi_vector_count, int msi_vector_start)
  875. {
  876. int tx_mask = wlan_cfg_get_tx_ring_mask(
  877. soc->wlan_cfg_ctx, intr_ctx_num);
  878. int rx_mask = wlan_cfg_get_rx_ring_mask(
  879. soc->wlan_cfg_ctx, intr_ctx_num);
  880. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  881. soc->wlan_cfg_ctx, intr_ctx_num);
  882. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  883. soc->wlan_cfg_ctx, intr_ctx_num);
  884. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  885. soc->wlan_cfg_ctx, intr_ctx_num);
  886. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  887. soc->wlan_cfg_ctx, intr_ctx_num);
  888. unsigned int vector =
  889. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  890. int num_irq = 0;
  891. soc->intr_mode = DP_INTR_MSI;
  892. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  893. rx_wbm_rel_ring_mask | reo_status_ring_mask)
  894. irq_id_map[num_irq++] =
  895. pld_get_msi_irq(soc->osdev->dev, vector);
  896. *num_irq_r = num_irq;
  897. }
  898. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  899. int *irq_id_map, int *num_irq)
  900. {
  901. int msi_vector_count, ret;
  902. uint32_t msi_base_data, msi_vector_start;
  903. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  904. &msi_vector_count,
  905. &msi_base_data,
  906. &msi_vector_start);
  907. if (ret)
  908. return dp_soc_interrupt_map_calculate_integrated(soc,
  909. intr_ctx_num, irq_id_map, num_irq);
  910. else
  911. dp_soc_interrupt_map_calculate_msi(soc,
  912. intr_ctx_num, irq_id_map, num_irq,
  913. msi_vector_count, msi_vector_start);
  914. }
  915. /*
  916. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  917. * @txrx_soc: DP SOC handle
  918. *
  919. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  920. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  921. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  922. *
  923. * Return: 0 for success. nonzero for failure.
  924. */
  925. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  926. {
  927. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  928. int i = 0;
  929. int num_irq = 0;
  930. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  931. int ret = 0;
  932. /* Map of IRQ ids registered with one interrupt context */
  933. int irq_id_map[HIF_MAX_GRP_IRQ];
  934. int tx_mask =
  935. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  936. int rx_mask =
  937. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  938. int rx_mon_mask =
  939. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  940. int rx_err_ring_mask =
  941. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  942. int rx_wbm_rel_ring_mask =
  943. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  944. int reo_status_ring_mask =
  945. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  946. int rxdma2host_ring_mask =
  947. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  948. soc->intr_ctx[i].dp_intr_id = i;
  949. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  950. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  951. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  952. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  953. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  954. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  955. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  956. soc->intr_ctx[i].soc = soc;
  957. num_irq = 0;
  958. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  959. &num_irq);
  960. ret = hif_register_ext_group(soc->hif_handle,
  961. num_irq, irq_id_map, dp_service_srngs,
  962. &soc->intr_ctx[i], "dp_intr",
  963. HIF_EXEC_NAPI_TYPE);
  964. if (ret) {
  965. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  966. FL("failed, ret = %d"), ret);
  967. return QDF_STATUS_E_FAILURE;
  968. }
  969. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  970. }
  971. hif_configure_ext_group_interrupts(soc->hif_handle);
  972. return QDF_STATUS_SUCCESS;
  973. }
  974. /*
  975. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  976. * @txrx_soc: DP SOC handle
  977. *
  978. * Return: void
  979. */
  980. static void dp_soc_interrupt_detach(void *txrx_soc)
  981. {
  982. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  983. int i;
  984. if (soc->intr_mode == DP_INTR_POLL) {
  985. qdf_timer_stop(&soc->int_timer);
  986. qdf_timer_free(&soc->int_timer);
  987. }
  988. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  989. soc->intr_ctx[i].tx_ring_mask = 0;
  990. soc->intr_ctx[i].rx_ring_mask = 0;
  991. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  992. soc->intr_ctx[i].rx_err_ring_mask = 0;
  993. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  994. soc->intr_ctx[i].reo_status_ring_mask = 0;
  995. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  996. }
  997. }
  998. #define AVG_MAX_MPDUS_PER_TID 128
  999. #define AVG_TIDS_PER_CLIENT 2
  1000. #define AVG_FLOWS_PER_TID 2
  1001. #define AVG_MSDUS_PER_FLOW 128
  1002. #define AVG_MSDUS_PER_MPDU 4
  1003. /*
  1004. * Allocate and setup link descriptor pool that will be used by HW for
  1005. * various link and queue descriptors and managed by WBM
  1006. */
  1007. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1008. {
  1009. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1010. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1011. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1012. uint32_t num_mpdus_per_link_desc =
  1013. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1014. uint32_t num_msdus_per_link_desc =
  1015. hal_num_msdus_per_link_desc(soc->hal_soc);
  1016. uint32_t num_mpdu_links_per_queue_desc =
  1017. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1018. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1019. uint32_t total_link_descs, total_mem_size;
  1020. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1021. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1022. uint32_t num_link_desc_banks;
  1023. uint32_t last_bank_size = 0;
  1024. uint32_t entry_size, num_entries;
  1025. int i;
  1026. uint32_t desc_id = 0;
  1027. /* Only Tx queue descriptors are allocated from common link descriptor
  1028. * pool Rx queue descriptors are not included in this because (REO queue
  1029. * extension descriptors) they are expected to be allocated contiguously
  1030. * with REO queue descriptors
  1031. */
  1032. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1033. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1034. num_mpdu_queue_descs = num_mpdu_link_descs /
  1035. num_mpdu_links_per_queue_desc;
  1036. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1037. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1038. num_msdus_per_link_desc;
  1039. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1040. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1041. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1042. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1043. /* Round up to power of 2 */
  1044. total_link_descs = 1;
  1045. while (total_link_descs < num_entries)
  1046. total_link_descs <<= 1;
  1047. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1048. FL("total_link_descs: %u, link_desc_size: %d"),
  1049. total_link_descs, link_desc_size);
  1050. total_mem_size = total_link_descs * link_desc_size;
  1051. total_mem_size += link_desc_align;
  1052. if (total_mem_size <= max_alloc_size) {
  1053. num_link_desc_banks = 0;
  1054. last_bank_size = total_mem_size;
  1055. } else {
  1056. num_link_desc_banks = (total_mem_size) /
  1057. (max_alloc_size - link_desc_align);
  1058. last_bank_size = total_mem_size %
  1059. (max_alloc_size - link_desc_align);
  1060. }
  1061. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1062. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1063. total_mem_size, num_link_desc_banks);
  1064. for (i = 0; i < num_link_desc_banks; i++) {
  1065. soc->link_desc_banks[i].base_vaddr_unaligned =
  1066. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1067. max_alloc_size,
  1068. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1069. soc->link_desc_banks[i].size = max_alloc_size;
  1070. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1071. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1072. ((unsigned long)(
  1073. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1074. link_desc_align));
  1075. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1076. soc->link_desc_banks[i].base_paddr_unaligned) +
  1077. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1078. (unsigned long)(
  1079. soc->link_desc_banks[i].base_vaddr_unaligned));
  1080. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1081. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1082. FL("Link descriptor memory alloc failed"));
  1083. goto fail;
  1084. }
  1085. }
  1086. if (last_bank_size) {
  1087. /* Allocate last bank in case total memory required is not exact
  1088. * multiple of max_alloc_size
  1089. */
  1090. soc->link_desc_banks[i].base_vaddr_unaligned =
  1091. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1092. last_bank_size,
  1093. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1094. soc->link_desc_banks[i].size = last_bank_size;
  1095. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1096. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1097. ((unsigned long)(
  1098. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1099. link_desc_align));
  1100. soc->link_desc_banks[i].base_paddr =
  1101. (unsigned long)(
  1102. soc->link_desc_banks[i].base_paddr_unaligned) +
  1103. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1104. (unsigned long)(
  1105. soc->link_desc_banks[i].base_vaddr_unaligned));
  1106. }
  1107. /* Allocate and setup link descriptor idle list for HW internal use */
  1108. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1109. total_mem_size = entry_size * total_link_descs;
  1110. if (total_mem_size <= max_alloc_size) {
  1111. void *desc;
  1112. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1113. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1114. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1115. FL("Link desc idle ring setup failed"));
  1116. goto fail;
  1117. }
  1118. hal_srng_access_start_unlocked(soc->hal_soc,
  1119. soc->wbm_idle_link_ring.hal_srng);
  1120. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1121. soc->link_desc_banks[i].base_paddr; i++) {
  1122. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1123. ((unsigned long)(
  1124. soc->link_desc_banks[i].base_vaddr) -
  1125. (unsigned long)(
  1126. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1127. / link_desc_size;
  1128. unsigned long paddr = (unsigned long)(
  1129. soc->link_desc_banks[i].base_paddr);
  1130. while (num_entries && (desc = hal_srng_src_get_next(
  1131. soc->hal_soc,
  1132. soc->wbm_idle_link_ring.hal_srng))) {
  1133. hal_set_link_desc_addr(desc,
  1134. LINK_DESC_COOKIE(desc_id, i), paddr);
  1135. num_entries--;
  1136. desc_id++;
  1137. paddr += link_desc_size;
  1138. }
  1139. }
  1140. hal_srng_access_end_unlocked(soc->hal_soc,
  1141. soc->wbm_idle_link_ring.hal_srng);
  1142. } else {
  1143. uint32_t num_scatter_bufs;
  1144. uint32_t num_entries_per_buf;
  1145. uint32_t rem_entries;
  1146. uint8_t *scatter_buf_ptr;
  1147. uint16_t scatter_buf_num;
  1148. soc->wbm_idle_scatter_buf_size =
  1149. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1150. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1151. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1152. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1153. soc->hal_soc, total_mem_size,
  1154. soc->wbm_idle_scatter_buf_size);
  1155. for (i = 0; i < num_scatter_bufs; i++) {
  1156. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1157. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1158. soc->wbm_idle_scatter_buf_size,
  1159. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1160. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1161. QDF_TRACE(QDF_MODULE_ID_DP,
  1162. QDF_TRACE_LEVEL_ERROR,
  1163. FL("Scatter list memory alloc failed"));
  1164. goto fail;
  1165. }
  1166. }
  1167. /* Populate idle list scatter buffers with link descriptor
  1168. * pointers
  1169. */
  1170. scatter_buf_num = 0;
  1171. scatter_buf_ptr = (uint8_t *)(
  1172. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1173. rem_entries = num_entries_per_buf;
  1174. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1175. soc->link_desc_banks[i].base_paddr; i++) {
  1176. uint32_t num_link_descs =
  1177. (soc->link_desc_banks[i].size -
  1178. ((unsigned long)(
  1179. soc->link_desc_banks[i].base_vaddr) -
  1180. (unsigned long)(
  1181. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1182. / link_desc_size;
  1183. unsigned long paddr = (unsigned long)(
  1184. soc->link_desc_banks[i].base_paddr);
  1185. while (num_link_descs) {
  1186. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1187. LINK_DESC_COOKIE(desc_id, i), paddr);
  1188. num_link_descs--;
  1189. desc_id++;
  1190. paddr += link_desc_size;
  1191. rem_entries--;
  1192. if (rem_entries) {
  1193. scatter_buf_ptr += entry_size;
  1194. } else {
  1195. rem_entries = num_entries_per_buf;
  1196. scatter_buf_num++;
  1197. if (scatter_buf_num >= num_scatter_bufs)
  1198. break;
  1199. scatter_buf_ptr = (uint8_t *)(
  1200. soc->wbm_idle_scatter_buf_base_vaddr[
  1201. scatter_buf_num]);
  1202. }
  1203. }
  1204. }
  1205. /* Setup link descriptor idle list in HW */
  1206. hal_setup_link_idle_list(soc->hal_soc,
  1207. soc->wbm_idle_scatter_buf_base_paddr,
  1208. soc->wbm_idle_scatter_buf_base_vaddr,
  1209. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1210. (uint32_t)(scatter_buf_ptr -
  1211. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1212. scatter_buf_num-1])), total_link_descs);
  1213. }
  1214. return 0;
  1215. fail:
  1216. if (soc->wbm_idle_link_ring.hal_srng) {
  1217. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1218. WBM_IDLE_LINK, 0);
  1219. }
  1220. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1221. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1222. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1223. soc->wbm_idle_scatter_buf_size,
  1224. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1225. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1226. }
  1227. }
  1228. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1229. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1230. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1231. soc->link_desc_banks[i].size,
  1232. soc->link_desc_banks[i].base_vaddr_unaligned,
  1233. soc->link_desc_banks[i].base_paddr_unaligned,
  1234. 0);
  1235. }
  1236. }
  1237. return QDF_STATUS_E_FAILURE;
  1238. }
  1239. #ifdef notused
  1240. /*
  1241. * Free link descriptor pool that was setup HW
  1242. */
  1243. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1244. {
  1245. int i;
  1246. if (soc->wbm_idle_link_ring.hal_srng) {
  1247. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1248. WBM_IDLE_LINK, 0);
  1249. }
  1250. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1251. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1252. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1253. soc->wbm_idle_scatter_buf_size,
  1254. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1255. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1256. }
  1257. }
  1258. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1259. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1260. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1261. soc->link_desc_banks[i].size,
  1262. soc->link_desc_banks[i].base_vaddr_unaligned,
  1263. soc->link_desc_banks[i].base_paddr_unaligned,
  1264. 0);
  1265. }
  1266. }
  1267. }
  1268. #endif /* notused */
  1269. /* TODO: Following should be configurable */
  1270. #define WBM_RELEASE_RING_SIZE 64
  1271. #define TCL_CMD_RING_SIZE 32
  1272. #define TCL_STATUS_RING_SIZE 32
  1273. #if defined(QCA_WIFI_QCA6290)
  1274. #define REO_DST_RING_SIZE 1024
  1275. #else
  1276. #define REO_DST_RING_SIZE 2048
  1277. #endif
  1278. #define REO_REINJECT_RING_SIZE 32
  1279. #define RX_RELEASE_RING_SIZE 1024
  1280. #define REO_EXCEPTION_RING_SIZE 128
  1281. #define REO_CMD_RING_SIZE 32
  1282. #define REO_STATUS_RING_SIZE 32
  1283. #define RXDMA_BUF_RING_SIZE 1024
  1284. #define RXDMA_REFILL_RING_SIZE 2048
  1285. #define RXDMA_MONITOR_BUF_RING_SIZE 1024
  1286. #define RXDMA_MONITOR_DST_RING_SIZE 1024
  1287. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1288. #define RXDMA_MONITOR_DESC_RING_SIZE 1024
  1289. #define RXDMA_ERR_DST_RING_SIZE 1024
  1290. /*
  1291. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1292. * @soc: Datapath SOC handle
  1293. *
  1294. * This is a timer function used to age out stale WDS nodes from
  1295. * AST table
  1296. */
  1297. #ifdef FEATURE_WDS
  1298. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1299. {
  1300. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1301. struct dp_pdev *pdev;
  1302. struct dp_vdev *vdev;
  1303. struct dp_peer *peer;
  1304. struct dp_ast_entry *ase;
  1305. int i;
  1306. qdf_spin_lock_bh(&soc->ast_lock);
  1307. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1308. pdev = soc->pdev_list[i];
  1309. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1310. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1311. DP_PEER_ITERATE_ASE_LIST(peer, ase) {
  1312. /*
  1313. * Do not expire static ast entries
  1314. */
  1315. if (ase->is_static)
  1316. continue;
  1317. if (ase->is_active) {
  1318. ase->is_active = FALSE;
  1319. continue;
  1320. }
  1321. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  1322. pdev->osif_pdev,
  1323. ase->mac_addr.raw);
  1324. dp_peer_del_ast(soc, ase);
  1325. }
  1326. }
  1327. }
  1328. }
  1329. qdf_spin_unlock_bh(&soc->ast_lock);
  1330. if (qdf_atomic_read(&soc->cmn_init_done))
  1331. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1332. }
  1333. /*
  1334. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1335. * @soc: Datapath SOC handle
  1336. *
  1337. * Return: None
  1338. */
  1339. static void dp_soc_wds_attach(struct dp_soc *soc)
  1340. {
  1341. qdf_spinlock_create(&soc->ast_lock);
  1342. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1343. dp_wds_aging_timer_fn, (void *)soc,
  1344. QDF_TIMER_TYPE_WAKE_APPS);
  1345. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1346. }
  1347. /*
  1348. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1349. * @txrx_soc: DP SOC handle
  1350. *
  1351. * Return: None
  1352. */
  1353. static void dp_soc_wds_detach(struct dp_soc *soc)
  1354. {
  1355. qdf_timer_stop(&soc->wds_aging_timer);
  1356. qdf_timer_free(&soc->wds_aging_timer);
  1357. qdf_spinlock_destroy(&soc->ast_lock);
  1358. }
  1359. #else
  1360. static void dp_soc_wds_attach(struct dp_soc *soc)
  1361. {
  1362. }
  1363. static void dp_soc_wds_detach(struct dp_soc *soc)
  1364. {
  1365. }
  1366. #endif
  1367. /*
  1368. * dp_soc_reset_ring_map() - Reset cpu ring map
  1369. * @soc: Datapath soc handler
  1370. *
  1371. * This api resets the default cpu ring map
  1372. */
  1373. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1374. {
  1375. uint8_t i;
  1376. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1377. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1378. if (nss_config == 1) {
  1379. /*
  1380. * Setting Tx ring map for one nss offloaded radio
  1381. */
  1382. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1383. } else if (nss_config == 2) {
  1384. /*
  1385. * Setting Tx ring for two nss offloaded radios
  1386. */
  1387. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1388. } else {
  1389. /*
  1390. * Setting Tx ring map for all nss offloaded radios
  1391. */
  1392. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1393. }
  1394. }
  1395. }
  1396. /*
  1397. * dp_soc_cmn_setup() - Common SoC level initializion
  1398. * @soc: Datapath SOC handle
  1399. *
  1400. * This is an internal function used to setup common SOC data structures,
  1401. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1402. */
  1403. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1404. {
  1405. int i;
  1406. struct hal_reo_params reo_params;
  1407. int tx_ring_size;
  1408. int tx_comp_ring_size;
  1409. if (qdf_atomic_read(&soc->cmn_init_done))
  1410. return 0;
  1411. if (dp_peer_find_attach(soc))
  1412. goto fail0;
  1413. if (dp_hw_link_desc_pool_setup(soc))
  1414. goto fail1;
  1415. /* Setup SRNG rings */
  1416. /* Common rings */
  1417. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1418. WBM_RELEASE_RING_SIZE)) {
  1419. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1420. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1421. goto fail1;
  1422. }
  1423. soc->num_tcl_data_rings = 0;
  1424. /* Tx data rings */
  1425. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1426. soc->num_tcl_data_rings =
  1427. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1428. tx_comp_ring_size =
  1429. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1430. tx_ring_size =
  1431. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1432. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1433. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1434. TCL_DATA, i, 0, tx_ring_size)) {
  1435. QDF_TRACE(QDF_MODULE_ID_DP,
  1436. QDF_TRACE_LEVEL_ERROR,
  1437. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1438. goto fail1;
  1439. }
  1440. /*
  1441. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1442. * count
  1443. */
  1444. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1445. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1446. QDF_TRACE(QDF_MODULE_ID_DP,
  1447. QDF_TRACE_LEVEL_ERROR,
  1448. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1449. goto fail1;
  1450. }
  1451. }
  1452. } else {
  1453. /* This will be incremented during per pdev ring setup */
  1454. soc->num_tcl_data_rings = 0;
  1455. }
  1456. if (dp_tx_soc_attach(soc)) {
  1457. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1458. FL("dp_tx_soc_attach failed"));
  1459. goto fail1;
  1460. }
  1461. /* TCL command and status rings */
  1462. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1463. TCL_CMD_RING_SIZE)) {
  1464. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1465. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1466. goto fail1;
  1467. }
  1468. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1469. TCL_STATUS_RING_SIZE)) {
  1470. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1471. FL("dp_srng_setup failed for tcl_status_ring"));
  1472. goto fail1;
  1473. }
  1474. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1475. * descriptors
  1476. */
  1477. /* Rx data rings */
  1478. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1479. soc->num_reo_dest_rings =
  1480. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1481. QDF_TRACE(QDF_MODULE_ID_DP,
  1482. QDF_TRACE_LEVEL_ERROR,
  1483. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1484. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1485. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1486. i, 0, REO_DST_RING_SIZE)) {
  1487. QDF_TRACE(QDF_MODULE_ID_DP,
  1488. QDF_TRACE_LEVEL_ERROR,
  1489. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1490. goto fail1;
  1491. }
  1492. }
  1493. } else {
  1494. /* This will be incremented during per pdev ring setup */
  1495. soc->num_reo_dest_rings = 0;
  1496. }
  1497. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1498. /* REO reinjection ring */
  1499. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1500. REO_REINJECT_RING_SIZE)) {
  1501. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1502. FL("dp_srng_setup failed for reo_reinject_ring"));
  1503. goto fail1;
  1504. }
  1505. /* Rx release ring */
  1506. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1507. RX_RELEASE_RING_SIZE)) {
  1508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1509. FL("dp_srng_setup failed for rx_rel_ring"));
  1510. goto fail1;
  1511. }
  1512. /* Rx exception ring */
  1513. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1514. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1515. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1516. FL("dp_srng_setup failed for reo_exception_ring"));
  1517. goto fail1;
  1518. }
  1519. /* REO command and status rings */
  1520. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1521. REO_CMD_RING_SIZE)) {
  1522. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1523. FL("dp_srng_setup failed for reo_cmd_ring"));
  1524. goto fail1;
  1525. }
  1526. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1527. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1528. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1529. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1530. REO_STATUS_RING_SIZE)) {
  1531. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1532. FL("dp_srng_setup failed for reo_status_ring"));
  1533. goto fail1;
  1534. }
  1535. dp_soc_wds_attach(soc);
  1536. /* Reset the cpu ring map if radio is NSS offloaded */
  1537. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1538. dp_soc_reset_cpu_ring_map(soc);
  1539. }
  1540. /* Setup HW REO */
  1541. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1542. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx))
  1543. reo_params.rx_hash_enabled = true;
  1544. hal_reo_setup(soc->hal_soc, &reo_params);
  1545. qdf_atomic_set(&soc->cmn_init_done, 1);
  1546. qdf_nbuf_queue_init(&soc->htt_stats_msg);
  1547. return 0;
  1548. fail1:
  1549. /*
  1550. * Cleanup will be done as part of soc_detach, which will
  1551. * be called on pdev attach failure
  1552. */
  1553. fail0:
  1554. return QDF_STATUS_E_FAILURE;
  1555. }
  1556. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1557. static void dp_lro_hash_setup(struct dp_soc *soc)
  1558. {
  1559. struct cdp_lro_hash_config lro_hash;
  1560. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1561. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1562. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1563. FL("LRO disabled RX hash disabled"));
  1564. return;
  1565. }
  1566. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  1567. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  1568. lro_hash.lro_enable = 1;
  1569. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  1570. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  1571. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  1572. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  1573. }
  1574. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR, FL("enabled"));
  1575. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  1576. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1577. LRO_IPV4_SEED_ARR_SZ));
  1578. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  1579. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1580. LRO_IPV6_SEED_ARR_SZ));
  1581. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1582. "lro_hash: lro_enable: 0x%x"
  1583. "lro_hash: tcp_flag 0x%x tcp_flag_mask 0x%x",
  1584. lro_hash.lro_enable, lro_hash.tcp_flag,
  1585. lro_hash.tcp_flag_mask);
  1586. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1587. FL("lro_hash: toeplitz_hash_ipv4:"));
  1588. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1589. QDF_TRACE_LEVEL_ERROR,
  1590. (void *)lro_hash.toeplitz_hash_ipv4,
  1591. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1592. LRO_IPV4_SEED_ARR_SZ));
  1593. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1594. FL("lro_hash: toeplitz_hash_ipv6:"));
  1595. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1596. QDF_TRACE_LEVEL_ERROR,
  1597. (void *)lro_hash.toeplitz_hash_ipv6,
  1598. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1599. LRO_IPV6_SEED_ARR_SZ));
  1600. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  1601. if (soc->cdp_soc.ol_ops->lro_hash_config)
  1602. (void)soc->cdp_soc.ol_ops->lro_hash_config
  1603. (soc->osif_soc, &lro_hash);
  1604. }
  1605. /*
  1606. * dp_rxdma_ring_setup() - configure the RX DMA rings
  1607. * @soc: data path SoC handle
  1608. * @pdev: Physical device handle
  1609. *
  1610. * Return: 0 - success, > 0 - failure
  1611. */
  1612. #ifdef QCA_HOST2FW_RXBUF_RING
  1613. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1614. struct dp_pdev *pdev)
  1615. {
  1616. int max_mac_rings =
  1617. wlan_cfg_get_num_mac_rings
  1618. (pdev->wlan_cfg_ctx);
  1619. int i;
  1620. for (i = 0; i < max_mac_rings; i++) {
  1621. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1622. "%s: pdev_id %d mac_id %d\n",
  1623. __func__, pdev->pdev_id, i);
  1624. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  1625. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  1626. QDF_TRACE(QDF_MODULE_ID_DP,
  1627. QDF_TRACE_LEVEL_ERROR,
  1628. FL("failed rx mac ring setup"));
  1629. return QDF_STATUS_E_FAILURE;
  1630. }
  1631. }
  1632. return QDF_STATUS_SUCCESS;
  1633. }
  1634. #else
  1635. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1636. struct dp_pdev *pdev)
  1637. {
  1638. return QDF_STATUS_SUCCESS;
  1639. }
  1640. #endif
  1641. /**
  1642. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  1643. * @pdev - DP_PDEV handle
  1644. *
  1645. * Return: void
  1646. */
  1647. static inline void
  1648. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  1649. {
  1650. uint8_t map_id;
  1651. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  1652. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  1653. sizeof(default_dscp_tid_map));
  1654. }
  1655. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  1656. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  1657. pdev->dscp_tid_map[map_id],
  1658. map_id);
  1659. }
  1660. }
  1661. /*
  1662. * dp_reset_intr_mask() - reset interrupt mask
  1663. * @dp_soc - DP Soc handle
  1664. * @dp_pdev - DP pdev handle
  1665. *
  1666. * Return: Return void
  1667. */
  1668. static inline
  1669. void dp_soc_reset_intr_mask(struct dp_soc *soc, struct dp_pdev *pdev)
  1670. {
  1671. /*
  1672. * We will set the interrupt mask to zero for NSS offloaded radio
  1673. */
  1674. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, pdev->pdev_id, 0x0);
  1675. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, pdev->pdev_id, 0x0);
  1676. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx, pdev->pdev_id, 0x0);
  1677. }
  1678. /*
  1679. * dp_ipa_ring_resource_setup() - setup IPA ring resources
  1680. * @soc: data path SoC handle
  1681. *
  1682. * Return: none
  1683. */
  1684. #ifdef IPA_OFFLOAD
  1685. static inline int dp_ipa_ring_resource_setup(struct dp_soc *soc,
  1686. struct dp_pdev *pdev)
  1687. {
  1688. void *hal_srng;
  1689. struct hal_srng_params srng_params;
  1690. qdf_dma_addr_t hp_addr, tp_addr;
  1691. /* IPA TCL_DATA Ring - HAL_SRNG_SW2TCL4 */
  1692. hal_srng = soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng;
  1693. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1694. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_paddr =
  1695. srng_params.ring_base_paddr;
  1696. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_vaddr =
  1697. srng_params.ring_base_vaddr;
  1698. soc->ipa_uc_tx_rsc.ipa_tcl_ring_size =
  1699. srng_params.num_entries * srng_params.entry_size;
  1700. hp_addr = hal_srng_get_hp_addr(soc->hal_soc, hal_srng);
  1701. soc->ipa_uc_tx_rsc.ipa_tcl_hp_paddr = hp_addr;
  1702. /* IPA TX COMP Ring - HAL_SRNG_WBM2SW3_RELEASE */
  1703. hal_srng = soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  1704. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1705. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_paddr =
  1706. srng_params.ring_base_paddr;
  1707. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_vaddr =
  1708. srng_params.ring_base_vaddr;
  1709. soc->ipa_uc_tx_rsc.ipa_wbm_ring_size =
  1710. srng_params.num_entries * srng_params.entry_size;
  1711. tp_addr = hal_srng_get_tp_addr(soc->hal_soc, hal_srng);
  1712. soc->ipa_uc_tx_rsc.ipa_wbm_tp_paddr = tp_addr;
  1713. /* IPA REO_DEST Ring - HAL_SRNG_REO2SW4 */
  1714. hal_srng = soc->reo_dest_ring[IPA_REO_DEST_RING_IDX].hal_srng;
  1715. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1716. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_paddr =
  1717. srng_params.ring_base_paddr;
  1718. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_vaddr =
  1719. srng_params.ring_base_vaddr;
  1720. soc->ipa_uc_rx_rsc.ipa_reo_ring_size =
  1721. srng_params.num_entries * srng_params.entry_size;
  1722. tp_addr = hal_srng_get_tp_addr(soc->hal_soc, hal_srng);
  1723. soc->ipa_uc_rx_rsc.ipa_reo_tp_paddr = tp_addr;
  1724. /* IPA RX_REFILL_BUF Ring - ipa_rx_refill_buf_ring */
  1725. if (dp_srng_setup(soc, &pdev->ipa_rx_refill_buf_ring, RXDMA_BUF, 2,
  1726. pdev->pdev_id, RXDMA_BUF_RING_SIZE)) {
  1727. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1728. "%s: dp_srng_setup failed IPA rx refill ring\n",
  1729. __func__);
  1730. return -EFAULT;
  1731. }
  1732. hal_srng = pdev->ipa_rx_refill_buf_ring.hal_srng;
  1733. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1734. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_paddr =
  1735. srng_params.ring_base_paddr;
  1736. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_vaddr =
  1737. srng_params.ring_base_vaddr;
  1738. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_size =
  1739. srng_params.num_entries * srng_params.entry_size;
  1740. hp_addr = hal_srng_get_hp_addr(soc->hal_soc, hal_srng);
  1741. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_hp_paddr = hp_addr;
  1742. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1743. "%s: ring_base_paddr:%p, ring_base_vaddr:%p"
  1744. "_entries:%d, hp_addr:%p\n",
  1745. __func__,
  1746. (void *)srng_params.ring_base_paddr,
  1747. (void *)srng_params.ring_base_vaddr,
  1748. srng_params.num_entries,
  1749. (void *)hp_addr);
  1750. return 0;
  1751. }
  1752. #else
  1753. static inline int dp_ipa_ring_resource_setup(struct dp_soc *soc,
  1754. struct dp_pdev *pdev)
  1755. {
  1756. return 0;
  1757. }
  1758. #endif
  1759. /*
  1760. * dp_pdev_attach_wifi3() - attach txrx pdev
  1761. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  1762. * @txrx_soc: Datapath SOC handle
  1763. * @htc_handle: HTC handle for host-target interface
  1764. * @qdf_osdev: QDF OS device
  1765. * @pdev_id: PDEV ID
  1766. *
  1767. * Return: DP PDEV handle on success, NULL on failure
  1768. */
  1769. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  1770. struct cdp_cfg *ctrl_pdev,
  1771. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  1772. {
  1773. int tx_ring_size;
  1774. int tx_comp_ring_size;
  1775. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1776. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  1777. if (!pdev) {
  1778. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1779. FL("DP PDEV memory allocation failed"));
  1780. goto fail0;
  1781. }
  1782. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  1783. if (!pdev->wlan_cfg_ctx) {
  1784. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1785. FL("pdev cfg_attach failed"));
  1786. qdf_mem_free(pdev);
  1787. goto fail0;
  1788. }
  1789. /*
  1790. * set nss pdev config based on soc config
  1791. */
  1792. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  1793. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  1794. pdev->soc = soc;
  1795. pdev->osif_pdev = ctrl_pdev;
  1796. pdev->pdev_id = pdev_id;
  1797. soc->pdev_list[pdev_id] = pdev;
  1798. soc->pdev_count++;
  1799. TAILQ_INIT(&pdev->vdev_list);
  1800. pdev->vdev_count = 0;
  1801. qdf_spinlock_create(&pdev->tx_mutex);
  1802. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  1803. TAILQ_INIT(&pdev->neighbour_peers_list);
  1804. if (dp_soc_cmn_setup(soc)) {
  1805. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1806. FL("dp_soc_cmn_setup failed"));
  1807. goto fail1;
  1808. }
  1809. /* Setup per PDEV TCL rings if configured */
  1810. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1811. tx_ring_size =
  1812. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1813. tx_comp_ring_size =
  1814. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1815. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  1816. pdev_id, pdev_id, tx_ring_size)) {
  1817. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1818. FL("dp_srng_setup failed for tcl_data_ring"));
  1819. goto fail1;
  1820. }
  1821. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  1822. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  1823. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1824. FL("dp_srng_setup failed for tx_comp_ring"));
  1825. goto fail1;
  1826. }
  1827. soc->num_tcl_data_rings++;
  1828. }
  1829. /* Tx specific init */
  1830. if (dp_tx_pdev_attach(pdev)) {
  1831. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1832. FL("dp_tx_pdev_attach failed"));
  1833. goto fail1;
  1834. }
  1835. /* Setup per PDEV REO rings if configured */
  1836. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1837. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  1838. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  1839. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1840. FL("dp_srng_setup failed for reo_dest_ringn"));
  1841. goto fail1;
  1842. }
  1843. soc->num_reo_dest_rings++;
  1844. }
  1845. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  1846. RXDMA_REFILL_RING_SIZE)) {
  1847. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1848. FL("dp_srng_setup failed rx refill ring"));
  1849. goto fail1;
  1850. }
  1851. if (dp_rxdma_ring_setup(soc, pdev)) {
  1852. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1853. FL("RXDMA ring config failed"));
  1854. goto fail1;
  1855. }
  1856. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  1857. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  1858. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1859. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  1860. goto fail1;
  1861. }
  1862. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  1863. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  1864. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1865. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  1866. goto fail1;
  1867. }
  1868. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  1869. RXDMA_MONITOR_STATUS, 0, pdev_id,
  1870. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  1871. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1872. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  1873. goto fail1;
  1874. }
  1875. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  1876. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  1877. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1878. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  1879. goto fail1;
  1880. }
  1881. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring, RXDMA_DST, 0,
  1882. pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  1883. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1884. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  1885. goto fail1;
  1886. }
  1887. if (dp_ipa_ring_resource_setup(soc, pdev))
  1888. goto fail1;
  1889. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  1890. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1891. "%s: dp_ipa_uc_attach failed\n", __func__);
  1892. goto fail1;
  1893. }
  1894. /* Rx specific init */
  1895. if (dp_rx_pdev_attach(pdev)) {
  1896. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1897. FL("dp_rx_pdev_attach failed "));
  1898. goto fail0;
  1899. }
  1900. DP_STATS_INIT(pdev);
  1901. #ifndef CONFIG_WIN
  1902. /* MCL */
  1903. dp_local_peer_id_pool_init(pdev);
  1904. #endif
  1905. dp_dscp_tid_map_setup(pdev);
  1906. /* Rx monitor mode specific init */
  1907. if (dp_rx_pdev_mon_attach(pdev)) {
  1908. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1909. "dp_rx_pdev_attach failed\n");
  1910. goto fail1;
  1911. }
  1912. if (dp_wdi_event_attach(pdev)) {
  1913. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1914. "dp_wdi_evet_attach failed\n");
  1915. goto fail1;
  1916. }
  1917. /* set the reo destination during initialization */
  1918. pdev->reo_dest = pdev->pdev_id + 1;
  1919. /*
  1920. * reset the interrupt mask for offloaded radio
  1921. */
  1922. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  1923. dp_soc_reset_intr_mask(soc, pdev);
  1924. }
  1925. return (struct cdp_pdev *)pdev;
  1926. fail1:
  1927. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  1928. fail0:
  1929. return NULL;
  1930. }
  1931. /*
  1932. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  1933. * @soc: data path SoC handle
  1934. * @pdev: Physical device handle
  1935. *
  1936. * Return: void
  1937. */
  1938. #ifdef QCA_HOST2FW_RXBUF_RING
  1939. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  1940. struct dp_pdev *pdev)
  1941. {
  1942. int max_mac_rings =
  1943. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  1944. int i;
  1945. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  1946. max_mac_rings : MAX_RX_MAC_RINGS;
  1947. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  1948. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  1949. RXDMA_BUF, 1);
  1950. }
  1951. #else
  1952. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  1953. struct dp_pdev *pdev)
  1954. {
  1955. }
  1956. #endif
  1957. /*
  1958. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  1959. * @pdev: device object
  1960. *
  1961. * Return: void
  1962. */
  1963. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  1964. {
  1965. struct dp_neighbour_peer *peer = NULL;
  1966. struct dp_neighbour_peer *temp_peer = NULL;
  1967. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  1968. neighbour_peer_list_elem, temp_peer) {
  1969. /* delete this peer from the list */
  1970. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  1971. peer, neighbour_peer_list_elem);
  1972. qdf_mem_free(peer);
  1973. }
  1974. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  1975. }
  1976. /*
  1977. * dp_pdev_detach_wifi3() - detach txrx pdev
  1978. * @txrx_pdev: Datapath PDEV handle
  1979. * @force: Force detach
  1980. *
  1981. */
  1982. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  1983. {
  1984. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1985. struct dp_soc *soc = pdev->soc;
  1986. dp_wdi_event_detach(pdev);
  1987. dp_tx_pdev_detach(pdev);
  1988. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1989. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  1990. TCL_DATA, pdev->pdev_id);
  1991. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  1992. WBM2SW_RELEASE, pdev->pdev_id);
  1993. }
  1994. dp_rx_pdev_detach(pdev);
  1995. dp_rx_pdev_mon_detach(pdev);
  1996. dp_neighbour_peers_detach(pdev);
  1997. qdf_spinlock_destroy(&pdev->tx_mutex);
  1998. dp_ipa_uc_detach(soc, pdev);
  1999. /* Cleanup per PDEV REO rings if configured */
  2000. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2001. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2002. REO_DST, pdev->pdev_id);
  2003. }
  2004. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2005. dp_rxdma_ring_cleanup(soc, pdev);
  2006. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  2007. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  2008. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  2009. RXDMA_MONITOR_STATUS, 0);
  2010. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  2011. RXDMA_MONITOR_DESC, 0);
  2012. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring, RXDMA_DST, 0);
  2013. soc->pdev_list[pdev->pdev_id] = NULL;
  2014. soc->pdev_count--;
  2015. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2016. qdf_mem_free(pdev);
  2017. }
  2018. /*
  2019. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2020. * @soc: DP SOC handle
  2021. */
  2022. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2023. {
  2024. struct reo_desc_list_node *desc;
  2025. struct dp_rx_tid *rx_tid;
  2026. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2027. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2028. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2029. rx_tid = &desc->rx_tid;
  2030. qdf_mem_unmap_nbytes_single(soc->osdev,
  2031. rx_tid->hw_qdesc_paddr,
  2032. QDF_DMA_BIDIRECTIONAL,
  2033. rx_tid->hw_qdesc_alloc_size);
  2034. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2035. qdf_mem_free(desc);
  2036. }
  2037. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2038. qdf_list_destroy(&soc->reo_desc_freelist);
  2039. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2040. }
  2041. /*
  2042. * dp_soc_detach_wifi3() - Detach txrx SOC
  2043. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2044. */
  2045. static void dp_soc_detach_wifi3(void *txrx_soc)
  2046. {
  2047. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2048. int i;
  2049. qdf_atomic_set(&soc->cmn_init_done, 0);
  2050. qdf_flush_work(0, &soc->htt_stats_work);
  2051. qdf_disable_work(0, &soc->htt_stats_work);
  2052. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2053. if (soc->pdev_list[i])
  2054. dp_pdev_detach_wifi3(
  2055. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2056. }
  2057. dp_peer_find_detach(soc);
  2058. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2059. * SW descriptors
  2060. */
  2061. /* Free the ring memories */
  2062. /* Common rings */
  2063. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2064. dp_tx_soc_detach(soc);
  2065. /* Tx data rings */
  2066. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2067. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2068. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2069. TCL_DATA, i);
  2070. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2071. WBM2SW_RELEASE, i);
  2072. }
  2073. }
  2074. /* TCL command and status rings */
  2075. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2076. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2077. /* Rx data rings */
  2078. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2079. soc->num_reo_dest_rings =
  2080. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2081. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2082. /* TODO: Get number of rings and ring sizes
  2083. * from wlan_cfg
  2084. */
  2085. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2086. REO_DST, i);
  2087. }
  2088. }
  2089. /* REO reinjection ring */
  2090. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2091. /* Rx release ring */
  2092. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2093. /* Rx exception ring */
  2094. /* TODO: Better to store ring_type and ring_num in
  2095. * dp_srng during setup
  2096. */
  2097. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2098. /* REO command and status rings */
  2099. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2100. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2101. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2102. htt_soc_detach(soc->htt_handle);
  2103. dp_reo_cmdlist_destroy(soc);
  2104. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2105. dp_reo_desc_freelist_destroy(soc);
  2106. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2107. dp_soc_wds_detach(soc);
  2108. qdf_mem_free(soc);
  2109. }
  2110. /*
  2111. * dp_setup_ipa_rx_refill_buf_ring() - setup IPA RX Refill buffer ring
  2112. * @soc: data path SoC handle
  2113. * @pdev: physical device handle
  2114. *
  2115. * Return: void
  2116. */
  2117. #ifdef IPA_OFFLOAD
  2118. static inline void dp_config_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2119. struct dp_pdev *pdev)
  2120. {
  2121. htt_srng_setup(soc->htt_handle, 0,
  2122. pdev->ipa_rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2123. }
  2124. #else
  2125. static inline void dp_config_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2126. struct dp_pdev *pdev)
  2127. {
  2128. }
  2129. #endif
  2130. /*
  2131. * dp_rxdma_ring_config() - configure the RX DMA rings
  2132. *
  2133. * This function is used to configure the MAC rings.
  2134. * On MCL host provides buffers in Host2FW ring
  2135. * FW refills (copies) buffers to the ring and updates
  2136. * ring_idx in register
  2137. *
  2138. * @soc: data path SoC handle
  2139. *
  2140. * Return: void
  2141. */
  2142. #ifdef QCA_HOST2FW_RXBUF_RING
  2143. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2144. {
  2145. int i;
  2146. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2147. struct dp_pdev *pdev = soc->pdev_list[i];
  2148. if (pdev) {
  2149. int mac_id = 0;
  2150. int j;
  2151. bool dbs_enable = 0;
  2152. int max_mac_rings =
  2153. wlan_cfg_get_num_mac_rings
  2154. (pdev->wlan_cfg_ctx);
  2155. htt_srng_setup(soc->htt_handle, 0,
  2156. pdev->rx_refill_buf_ring.hal_srng,
  2157. RXDMA_BUF);
  2158. dp_config_ipa_rx_refill_buf_ring(soc, pdev);
  2159. if (soc->cdp_soc.ol_ops->
  2160. is_hw_dbs_2x2_capable) {
  2161. dbs_enable = soc->cdp_soc.ol_ops->
  2162. is_hw_dbs_2x2_capable(soc->psoc);
  2163. }
  2164. if (dbs_enable) {
  2165. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2166. QDF_TRACE_LEVEL_ERROR,
  2167. FL("DBS enabled max_mac_rings %d\n"),
  2168. max_mac_rings);
  2169. } else {
  2170. max_mac_rings = 1;
  2171. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2172. QDF_TRACE_LEVEL_ERROR,
  2173. FL("DBS disabled, max_mac_rings %d\n"),
  2174. max_mac_rings);
  2175. }
  2176. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2177. FL("pdev_id %d max_mac_rings %d\n"),
  2178. pdev->pdev_id, max_mac_rings);
  2179. for (j = 0; j < max_mac_rings; j++) {
  2180. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2181. QDF_TRACE_LEVEL_ERROR,
  2182. FL("mac_id %d\n"), mac_id);
  2183. htt_srng_setup(soc->htt_handle, mac_id,
  2184. pdev->rx_mac_buf_ring[j]
  2185. .hal_srng,
  2186. RXDMA_BUF);
  2187. mac_id++;
  2188. }
  2189. /* Configure monitor mode rings */
  2190. htt_srng_setup(soc->htt_handle, i,
  2191. pdev->rxdma_mon_buf_ring.hal_srng,
  2192. RXDMA_MONITOR_BUF);
  2193. htt_srng_setup(soc->htt_handle, i,
  2194. pdev->rxdma_mon_dst_ring.hal_srng,
  2195. RXDMA_MONITOR_DST);
  2196. htt_srng_setup(soc->htt_handle, i,
  2197. pdev->rxdma_mon_status_ring.hal_srng,
  2198. RXDMA_MONITOR_STATUS);
  2199. htt_srng_setup(soc->htt_handle, i,
  2200. pdev->rxdma_mon_desc_ring.hal_srng,
  2201. RXDMA_MONITOR_DESC);
  2202. htt_srng_setup(soc->htt_handle, i,
  2203. pdev->rxdma_err_dst_ring.hal_srng,
  2204. RXDMA_DST);
  2205. }
  2206. }
  2207. }
  2208. #else
  2209. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2210. {
  2211. int i;
  2212. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2213. struct dp_pdev *pdev = soc->pdev_list[i];
  2214. if (pdev) {
  2215. htt_srng_setup(soc->htt_handle, i,
  2216. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2217. htt_srng_setup(soc->htt_handle, i,
  2218. pdev->rxdma_mon_buf_ring.hal_srng,
  2219. RXDMA_MONITOR_BUF);
  2220. htt_srng_setup(soc->htt_handle, i,
  2221. pdev->rxdma_mon_dst_ring.hal_srng,
  2222. RXDMA_MONITOR_DST);
  2223. htt_srng_setup(soc->htt_handle, i,
  2224. pdev->rxdma_mon_status_ring.hal_srng,
  2225. RXDMA_MONITOR_STATUS);
  2226. htt_srng_setup(soc->htt_handle, i,
  2227. pdev->rxdma_mon_desc_ring.hal_srng,
  2228. RXDMA_MONITOR_DESC);
  2229. htt_srng_setup(soc->htt_handle, i,
  2230. pdev->rxdma_err_dst_ring.hal_srng,
  2231. RXDMA_DST);
  2232. }
  2233. }
  2234. }
  2235. #endif
  2236. /*
  2237. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2238. * @txrx_soc: Datapath SOC handle
  2239. */
  2240. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2241. {
  2242. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2243. htt_soc_attach_target(soc->htt_handle);
  2244. dp_rxdma_ring_config(soc);
  2245. DP_STATS_INIT(soc);
  2246. /* initialize work queue for stats processing */
  2247. qdf_create_work(0, &soc->htt_stats_work, htt_t2h_stats_handler, soc);
  2248. return 0;
  2249. }
  2250. /*
  2251. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2252. * @txrx_soc: Datapath SOC handle
  2253. */
  2254. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2255. {
  2256. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2257. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2258. }
  2259. /*
  2260. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2261. * @txrx_soc: Datapath SOC handle
  2262. * @nss_cfg: nss config
  2263. */
  2264. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2265. {
  2266. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2267. wlan_cfg_set_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx, config);
  2268. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2269. FL("nss-wifi<0> nss config is enabled"));
  2270. }
  2271. /*
  2272. * dp_vdev_attach_wifi3() - attach txrx vdev
  2273. * @txrx_pdev: Datapath PDEV handle
  2274. * @vdev_mac_addr: MAC address of the virtual interface
  2275. * @vdev_id: VDEV Id
  2276. * @wlan_op_mode: VDEV operating mode
  2277. *
  2278. * Return: DP VDEV handle on success, NULL on failure
  2279. */
  2280. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2281. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2282. {
  2283. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2284. struct dp_soc *soc = pdev->soc;
  2285. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2286. int tx_ring_size;
  2287. if (!vdev) {
  2288. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2289. FL("DP VDEV memory allocation failed"));
  2290. goto fail0;
  2291. }
  2292. vdev->pdev = pdev;
  2293. vdev->vdev_id = vdev_id;
  2294. vdev->opmode = op_mode;
  2295. vdev->osdev = soc->osdev;
  2296. vdev->osif_rx = NULL;
  2297. vdev->osif_rsim_rx_decap = NULL;
  2298. vdev->osif_rx_mon = NULL;
  2299. vdev->osif_tx_free_ext = NULL;
  2300. vdev->osif_vdev = NULL;
  2301. vdev->delete.pending = 0;
  2302. vdev->safemode = 0;
  2303. vdev->drop_unenc = 1;
  2304. #ifdef notyet
  2305. vdev->filters_num = 0;
  2306. #endif
  2307. qdf_mem_copy(
  2308. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2309. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2310. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2311. vdev->dscp_tid_map_id = 0;
  2312. vdev->mcast_enhancement_en = 0;
  2313. tx_ring_size = wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2314. /* TODO: Initialize default HTT meta data that will be used in
  2315. * TCL descriptors for packets transmitted from this VDEV
  2316. */
  2317. TAILQ_INIT(&vdev->peer_list);
  2318. /* add this vdev into the pdev's list */
  2319. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2320. pdev->vdev_count++;
  2321. dp_tx_vdev_attach(vdev);
  2322. if (QDF_STATUS_SUCCESS != dp_tx_flow_pool_map_handler(pdev, vdev_id,
  2323. FLOW_TYPE_VDEV, vdev_id, tx_ring_size))
  2324. goto fail1;
  2325. if ((soc->intr_mode == DP_INTR_POLL) &&
  2326. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2327. if (pdev->vdev_count == 1)
  2328. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2329. }
  2330. dp_lro_hash_setup(soc);
  2331. /* LRO */
  2332. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2333. wlan_op_mode_sta == vdev->opmode)
  2334. vdev->lro_enable = true;
  2335. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2336. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2337. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2338. "Created vdev %p (%pM)", vdev, vdev->mac_addr.raw);
  2339. DP_STATS_INIT(vdev);
  2340. return (struct cdp_vdev *)vdev;
  2341. fail1:
  2342. dp_tx_vdev_detach(vdev);
  2343. qdf_mem_free(vdev);
  2344. fail0:
  2345. return NULL;
  2346. }
  2347. /**
  2348. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2349. * @vdev: Datapath VDEV handle
  2350. * @osif_vdev: OSIF vdev handle
  2351. * @txrx_ops: Tx and Rx operations
  2352. *
  2353. * Return: DP VDEV handle on success, NULL on failure
  2354. */
  2355. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2356. void *osif_vdev,
  2357. struct ol_txrx_ops *txrx_ops)
  2358. {
  2359. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2360. vdev->osif_vdev = osif_vdev;
  2361. vdev->osif_rx = txrx_ops->rx.rx;
  2362. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2363. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2364. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2365. #ifdef notyet
  2366. #if ATH_SUPPORT_WAPI
  2367. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2368. #endif
  2369. #endif
  2370. #ifdef UMAC_SUPPORT_PROXY_ARP
  2371. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2372. #endif
  2373. vdev->me_convert = txrx_ops->me_convert;
  2374. /* TODO: Enable the following once Tx code is integrated */
  2375. txrx_ops->tx.tx = dp_tx_send;
  2376. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2377. "DP Vdev Register success");
  2378. }
  2379. /*
  2380. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2381. * @txrx_vdev: Datapath VDEV handle
  2382. * @callback: Callback OL_IF on completion of detach
  2383. * @cb_context: Callback context
  2384. *
  2385. */
  2386. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2387. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2388. {
  2389. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2390. struct dp_pdev *pdev = vdev->pdev;
  2391. struct dp_soc *soc = pdev->soc;
  2392. /* preconditions */
  2393. qdf_assert(vdev);
  2394. /* remove the vdev from its parent pdev's list */
  2395. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2396. /*
  2397. * Use peer_ref_mutex while accessing peer_list, in case
  2398. * a peer is in the process of being removed from the list.
  2399. */
  2400. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2401. /* check that the vdev has no peers allocated */
  2402. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2403. /* debug print - will be removed later */
  2404. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2405. FL("not deleting vdev object %p (%pM)"
  2406. "until deletion finishes for all its peers"),
  2407. vdev, vdev->mac_addr.raw);
  2408. /* indicate that the vdev needs to be deleted */
  2409. vdev->delete.pending = 1;
  2410. vdev->delete.callback = callback;
  2411. vdev->delete.context = cb_context;
  2412. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2413. return;
  2414. }
  2415. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2416. dp_tx_flow_pool_unmap_handler(pdev, vdev->vdev_id, FLOW_TYPE_VDEV,
  2417. vdev->vdev_id);
  2418. dp_tx_vdev_detach(vdev);
  2419. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2420. FL("deleting vdev object %p (%pM)"), vdev, vdev->mac_addr.raw);
  2421. qdf_mem_free(vdev);
  2422. if (callback)
  2423. callback(cb_context);
  2424. }
  2425. /*
  2426. * dp_peer_create_wifi3() - attach txrx peer
  2427. * @txrx_vdev: Datapath VDEV handle
  2428. * @peer_mac_addr: Peer MAC address
  2429. *
  2430. * Return: DP peeer handle on success, NULL on failure
  2431. */
  2432. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  2433. uint8_t *peer_mac_addr)
  2434. {
  2435. struct dp_peer *peer;
  2436. int i;
  2437. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2438. struct dp_pdev *pdev;
  2439. struct dp_soc *soc;
  2440. /* preconditions */
  2441. qdf_assert(vdev);
  2442. qdf_assert(peer_mac_addr);
  2443. pdev = vdev->pdev;
  2444. soc = pdev->soc;
  2445. #ifdef notyet
  2446. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  2447. soc->mempool_ol_ath_peer);
  2448. #else
  2449. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  2450. #endif
  2451. if (!peer)
  2452. return NULL; /* failure */
  2453. qdf_mem_zero(peer, sizeof(struct dp_peer));
  2454. TAILQ_INIT(&peer->ast_entry_list);
  2455. /* store provided params */
  2456. peer->vdev = vdev;
  2457. dp_peer_add_ast(soc, peer, peer_mac_addr, 1);
  2458. qdf_spinlock_create(&peer->peer_info_lock);
  2459. qdf_mem_copy(
  2460. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2461. /* TODO: See of rx_opt_proc is really required */
  2462. peer->rx_opt_proc = soc->rx_opt_proc;
  2463. /* initialize the peer_id */
  2464. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2465. peer->peer_ids[i] = HTT_INVALID_PEER;
  2466. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2467. qdf_atomic_init(&peer->ref_cnt);
  2468. /* keep one reference for attach */
  2469. qdf_atomic_inc(&peer->ref_cnt);
  2470. /* add this peer into the vdev's list */
  2471. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  2472. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2473. /* TODO: See if hash based search is required */
  2474. dp_peer_find_hash_add(soc, peer);
  2475. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2476. "vdev %p created peer %p (%pM) ref_cnt: %d",
  2477. vdev, peer, peer->mac_addr.raw,
  2478. qdf_atomic_read(&peer->ref_cnt));
  2479. /*
  2480. * For every peer MAp message search and set if bss_peer
  2481. */
  2482. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  2483. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2484. "vdev bss_peer!!!!");
  2485. peer->bss_peer = 1;
  2486. vdev->vap_bss_peer = peer;
  2487. }
  2488. #ifndef CONFIG_WIN
  2489. dp_local_peer_id_alloc(pdev, peer);
  2490. #endif
  2491. DP_STATS_INIT(peer);
  2492. return (void *)peer;
  2493. }
  2494. /*
  2495. * dp_peer_setup_wifi3() - initialize the peer
  2496. * @vdev_hdl: virtual device object
  2497. * @peer: Peer object
  2498. *
  2499. * Return: void
  2500. */
  2501. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  2502. {
  2503. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  2504. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2505. struct dp_pdev *pdev;
  2506. struct dp_soc *soc;
  2507. bool hash_based = 0;
  2508. enum cdp_host_reo_dest_ring reo_dest;
  2509. /* preconditions */
  2510. qdf_assert(vdev);
  2511. qdf_assert(peer);
  2512. pdev = vdev->pdev;
  2513. soc = pdev->soc;
  2514. dp_peer_rx_init(pdev, peer);
  2515. peer->last_assoc_rcvd = 0;
  2516. peer->last_disassoc_rcvd = 0;
  2517. peer->last_deauth_rcvd = 0;
  2518. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2519. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2520. FL("hash based steering %d\n"), hash_based);
  2521. if (!hash_based)
  2522. reo_dest = pdev->reo_dest;
  2523. else
  2524. reo_dest = 1;
  2525. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  2526. /* TODO: Check the destination ring number to be passed to FW */
  2527. soc->cdp_soc.ol_ops->peer_set_default_routing(
  2528. pdev->osif_pdev, peer->mac_addr.raw,
  2529. peer->vdev->vdev_id, hash_based, reo_dest);
  2530. }
  2531. return;
  2532. }
  2533. /*
  2534. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  2535. * @vdev_handle: virtual device object
  2536. * @htt_pkt_type: type of pkt
  2537. *
  2538. * Return: void
  2539. */
  2540. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  2541. enum htt_cmn_pkt_type val)
  2542. {
  2543. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2544. vdev->tx_encap_type = val;
  2545. }
  2546. /*
  2547. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  2548. * @vdev_handle: virtual device object
  2549. * @htt_pkt_type: type of pkt
  2550. *
  2551. * Return: void
  2552. */
  2553. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  2554. enum htt_cmn_pkt_type val)
  2555. {
  2556. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2557. vdev->rx_decap_type = val;
  2558. }
  2559. /*
  2560. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  2561. * @pdev_handle: physical device object
  2562. * @val: reo destination ring index (1 - 4)
  2563. *
  2564. * Return: void
  2565. */
  2566. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  2567. enum cdp_host_reo_dest_ring val)
  2568. {
  2569. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2570. if (pdev)
  2571. pdev->reo_dest = val;
  2572. }
  2573. /*
  2574. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  2575. * @pdev_handle: physical device object
  2576. *
  2577. * Return: reo destination ring index
  2578. */
  2579. static enum cdp_host_reo_dest_ring
  2580. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  2581. {
  2582. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2583. if (pdev)
  2584. return pdev->reo_dest;
  2585. else
  2586. return cdp_host_reo_dest_ring_unknown;
  2587. }
  2588. #ifdef QCA_SUPPORT_SON
  2589. static void dp_son_peer_authorize(struct dp_peer *peer)
  2590. {
  2591. struct dp_soc *soc;
  2592. soc = peer->vdev->pdev->soc;
  2593. peer->peer_bs_inact_flag = 0;
  2594. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2595. return;
  2596. }
  2597. #else
  2598. static void dp_son_peer_authorize(struct dp_peer *peer)
  2599. {
  2600. return;
  2601. }
  2602. #endif
  2603. /*
  2604. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  2605. * @pdev_handle: device object
  2606. * @val: value to be set
  2607. *
  2608. * Return: void
  2609. */
  2610. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2611. uint32_t val)
  2612. {
  2613. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2614. /* Enable/Disable smart mesh filtering. This flag will be checked
  2615. * during rx processing to check if packets are from NAC clients.
  2616. */
  2617. pdev->filter_neighbour_peers = val;
  2618. return 0;
  2619. }
  2620. /*
  2621. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  2622. * address for smart mesh filtering
  2623. * @pdev_handle: device object
  2624. * @cmd: Add/Del command
  2625. * @macaddr: nac client mac address
  2626. *
  2627. * Return: void
  2628. */
  2629. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2630. uint32_t cmd, uint8_t *macaddr)
  2631. {
  2632. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2633. struct dp_neighbour_peer *peer = NULL;
  2634. if (!macaddr)
  2635. goto fail0;
  2636. /* Store address of NAC (neighbour peer) which will be checked
  2637. * against TA of received packets.
  2638. */
  2639. if (cmd == DP_NAC_PARAM_ADD) {
  2640. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  2641. sizeof(*peer));
  2642. if (!peer) {
  2643. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2644. FL("DP neighbour peer node memory allocation failed"));
  2645. goto fail0;
  2646. }
  2647. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  2648. macaddr, DP_MAC_ADDR_LEN);
  2649. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2650. /* add this neighbour peer into the list */
  2651. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  2652. neighbour_peer_list_elem);
  2653. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2654. return 1;
  2655. } else if (cmd == DP_NAC_PARAM_DEL) {
  2656. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2657. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  2658. neighbour_peer_list_elem) {
  2659. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  2660. macaddr, DP_MAC_ADDR_LEN)) {
  2661. /* delete this peer from the list */
  2662. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2663. peer, neighbour_peer_list_elem);
  2664. qdf_mem_free(peer);
  2665. break;
  2666. }
  2667. }
  2668. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2669. return 1;
  2670. }
  2671. fail0:
  2672. return 0;
  2673. }
  2674. /*
  2675. * dp_peer_authorize() - authorize txrx peer
  2676. * @peer_handle: Datapath peer handle
  2677. * @authorize
  2678. *
  2679. */
  2680. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  2681. {
  2682. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2683. struct dp_soc *soc;
  2684. if (peer != NULL) {
  2685. soc = peer->vdev->pdev->soc;
  2686. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2687. dp_son_peer_authorize(peer);
  2688. peer->authorize = authorize ? 1 : 0;
  2689. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2690. }
  2691. }
  2692. /*
  2693. * dp_peer_unref_delete() - unref and delete peer
  2694. * @peer_handle: Datapath peer handle
  2695. *
  2696. */
  2697. void dp_peer_unref_delete(void *peer_handle)
  2698. {
  2699. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2700. struct dp_vdev *vdev = peer->vdev;
  2701. struct dp_pdev *pdev = vdev->pdev;
  2702. struct dp_soc *soc = pdev->soc;
  2703. struct dp_peer *tmppeer;
  2704. int found = 0;
  2705. uint16_t peer_id;
  2706. /*
  2707. * Hold the lock all the way from checking if the peer ref count
  2708. * is zero until the peer references are removed from the hash
  2709. * table and vdev list (if the peer ref count is zero).
  2710. * This protects against a new HL tx operation starting to use the
  2711. * peer object just after this function concludes it's done being used.
  2712. * Furthermore, the lock needs to be held while checking whether the
  2713. * vdev's list of peers is empty, to make sure that list is not modified
  2714. * concurrently with the empty check.
  2715. */
  2716. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2717. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2718. "%s: peer %p ref_cnt(before decrement): %d\n", __func__,
  2719. peer, qdf_atomic_read(&peer->ref_cnt));
  2720. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  2721. peer_id = peer->peer_ids[0];
  2722. /*
  2723. * Make sure that the reference to the peer in
  2724. * peer object map is removed
  2725. */
  2726. if (peer_id != HTT_INVALID_PEER)
  2727. soc->peer_id_to_obj_map[peer_id] = NULL;
  2728. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2729. "Deleting peer %p (%pM)", peer, peer->mac_addr.raw);
  2730. /* remove the reference to the peer from the hash table */
  2731. dp_peer_find_hash_remove(soc, peer);
  2732. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  2733. if (tmppeer == peer) {
  2734. found = 1;
  2735. break;
  2736. }
  2737. }
  2738. if (found) {
  2739. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  2740. peer_list_elem);
  2741. } else {
  2742. /*Ignoring the remove operation as peer not found*/
  2743. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2744. "peer %p not found in vdev (%p)->peer_list:%p",
  2745. peer, vdev, &peer->vdev->peer_list);
  2746. }
  2747. /* cleanup the peer data */
  2748. dp_peer_cleanup(vdev, peer);
  2749. /* check whether the parent vdev has no peers left */
  2750. if (TAILQ_EMPTY(&vdev->peer_list)) {
  2751. /*
  2752. * Now that there are no references to the peer, we can
  2753. * release the peer reference lock.
  2754. */
  2755. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2756. /*
  2757. * Check if the parent vdev was waiting for its peers
  2758. * to be deleted, in order for it to be deleted too.
  2759. */
  2760. if (vdev->delete.pending) {
  2761. ol_txrx_vdev_delete_cb vdev_delete_cb =
  2762. vdev->delete.callback;
  2763. void *vdev_delete_context =
  2764. vdev->delete.context;
  2765. QDF_TRACE(QDF_MODULE_ID_DP,
  2766. QDF_TRACE_LEVEL_INFO_HIGH,
  2767. FL("deleting vdev object %p (%pM)"
  2768. " - its last peer is done"),
  2769. vdev, vdev->mac_addr.raw);
  2770. /* all peers are gone, go ahead and delete it */
  2771. qdf_mem_free(vdev);
  2772. if (vdev_delete_cb)
  2773. vdev_delete_cb(vdev_delete_context);
  2774. }
  2775. } else {
  2776. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2777. }
  2778. #ifdef notyet
  2779. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  2780. #else
  2781. qdf_mem_free(peer);
  2782. #endif
  2783. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  2784. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  2785. vdev->vdev_id, peer->mac_addr.raw);
  2786. }
  2787. } else {
  2788. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2789. }
  2790. }
  2791. /*
  2792. * dp_peer_detach_wifi3() – Detach txrx peer
  2793. * @peer_handle: Datapath peer handle
  2794. *
  2795. */
  2796. static void dp_peer_delete_wifi3(void *peer_handle)
  2797. {
  2798. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2799. /* redirect the peer's rx delivery function to point to a
  2800. * discard func
  2801. */
  2802. peer->rx_opt_proc = dp_rx_discard;
  2803. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2804. FL("peer %p (%pM)"), peer, peer->mac_addr.raw);
  2805. #ifndef CONFIG_WIN
  2806. dp_local_peer_id_free(peer->vdev->pdev, peer);
  2807. #endif
  2808. qdf_spinlock_destroy(&peer->peer_info_lock);
  2809. /*
  2810. * Remove the reference added during peer_attach.
  2811. * The peer will still be left allocated until the
  2812. * PEER_UNMAP message arrives to remove the other
  2813. * reference, added by the PEER_MAP message.
  2814. */
  2815. dp_peer_unref_delete(peer_handle);
  2816. }
  2817. /*
  2818. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  2819. * @peer_handle: Datapath peer handle
  2820. *
  2821. */
  2822. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  2823. {
  2824. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  2825. return vdev->mac_addr.raw;
  2826. }
  2827. /*
  2828. * dp_vdev_set_wds() - Enable per packet stats
  2829. * @vdev_handle: DP VDEV handle
  2830. * @val: value
  2831. *
  2832. * Return: none
  2833. */
  2834. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  2835. {
  2836. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2837. vdev->wds_enabled = val;
  2838. return 0;
  2839. }
  2840. /*
  2841. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  2842. * @peer_handle: Datapath peer handle
  2843. *
  2844. */
  2845. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  2846. uint8_t vdev_id)
  2847. {
  2848. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  2849. struct dp_vdev *vdev = NULL;
  2850. if (qdf_unlikely(!pdev))
  2851. return NULL;
  2852. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2853. if (vdev->vdev_id == vdev_id)
  2854. break;
  2855. }
  2856. return (struct cdp_vdev *)vdev;
  2857. }
  2858. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  2859. {
  2860. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2861. return vdev->opmode;
  2862. }
  2863. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  2864. {
  2865. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  2866. struct dp_pdev *pdev = vdev->pdev;
  2867. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  2868. }
  2869. /**
  2870. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  2871. * @vdev_handle: Datapath VDEV handle
  2872. * @smart_monitor: Flag to denote if its smart monitor mode
  2873. *
  2874. * Return: 0 on success, not 0 on failure
  2875. */
  2876. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  2877. uint8_t smart_monitor)
  2878. {
  2879. /* Many monitor VAPs can exists in a system but only one can be up at
  2880. * anytime
  2881. */
  2882. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2883. struct dp_pdev *pdev;
  2884. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  2885. struct dp_soc *soc;
  2886. uint8_t pdev_id;
  2887. qdf_assert(vdev);
  2888. pdev = vdev->pdev;
  2889. pdev_id = pdev->pdev_id;
  2890. soc = pdev->soc;
  2891. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  2892. "pdev=%p, pdev_id=%d, soc=%p vdev=%p\n",
  2893. pdev, pdev_id, soc, vdev);
  2894. /*Check if current pdev's monitor_vdev exists */
  2895. if (pdev->monitor_vdev) {
  2896. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2897. "vdev=%p\n", vdev);
  2898. qdf_assert(vdev);
  2899. }
  2900. pdev->monitor_vdev = vdev;
  2901. /* If smart monitor mode, do not configure monitor ring */
  2902. if (smart_monitor)
  2903. return QDF_STATUS_SUCCESS;
  2904. htt_tlv_filter.mpdu_start = 1;
  2905. htt_tlv_filter.msdu_start = 1;
  2906. htt_tlv_filter.packet = 1;
  2907. htt_tlv_filter.msdu_end = 1;
  2908. htt_tlv_filter.mpdu_end = 1;
  2909. htt_tlv_filter.packet_header = 1;
  2910. htt_tlv_filter.attention = 1;
  2911. htt_tlv_filter.ppdu_start = 0;
  2912. htt_tlv_filter.ppdu_end = 0;
  2913. htt_tlv_filter.ppdu_end_user_stats = 0;
  2914. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  2915. htt_tlv_filter.ppdu_end_status_done = 0;
  2916. htt_tlv_filter.enable_fp = 1;
  2917. htt_tlv_filter.enable_md = 0;
  2918. htt_tlv_filter.enable_mo = 1;
  2919. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  2920. pdev->rxdma_mon_buf_ring.hal_srng,
  2921. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  2922. htt_tlv_filter.mpdu_start = 1;
  2923. htt_tlv_filter.msdu_start = 1;
  2924. htt_tlv_filter.packet = 0;
  2925. htt_tlv_filter.msdu_end = 1;
  2926. htt_tlv_filter.mpdu_end = 1;
  2927. htt_tlv_filter.packet_header = 1;
  2928. htt_tlv_filter.attention = 1;
  2929. htt_tlv_filter.ppdu_start = 1;
  2930. htt_tlv_filter.ppdu_end = 1;
  2931. htt_tlv_filter.ppdu_end_user_stats = 1;
  2932. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  2933. htt_tlv_filter.ppdu_end_status_done = 1;
  2934. htt_tlv_filter.enable_fp = 1;
  2935. htt_tlv_filter.enable_md = 0;
  2936. htt_tlv_filter.enable_mo = 1;
  2937. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  2938. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  2939. RX_BUFFER_SIZE, &htt_tlv_filter);
  2940. return QDF_STATUS_SUCCESS;
  2941. }
  2942. #ifdef MESH_MODE_SUPPORT
  2943. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  2944. {
  2945. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2946. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2947. FL("val %d"), val);
  2948. vdev->mesh_vdev = val;
  2949. }
  2950. /*
  2951. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  2952. * @vdev_hdl: virtual device object
  2953. * @val: value to be set
  2954. *
  2955. * Return: void
  2956. */
  2957. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  2958. {
  2959. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2960. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2961. FL("val %d"), val);
  2962. vdev->mesh_rx_filter = val;
  2963. }
  2964. #endif
  2965. /**
  2966. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  2967. * @vdev: DP VDEV handle
  2968. *
  2969. * return: void
  2970. */
  2971. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  2972. {
  2973. struct dp_peer *peer = NULL;
  2974. struct dp_soc *soc = vdev->pdev->soc;
  2975. int i;
  2976. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  2977. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  2978. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2979. if (!peer)
  2980. return;
  2981. for (i = 0; i < MAX_MCS; i++) {
  2982. DP_STATS_AGGR(vdev, peer, tx.pkt_type[0].mcs_count[i]);
  2983. DP_STATS_AGGR(vdev, peer, tx.pkt_type[1].mcs_count[i]);
  2984. DP_STATS_AGGR(vdev, peer, tx.pkt_type[2].mcs_count[i]);
  2985. DP_STATS_AGGR(vdev, peer, tx.pkt_type[3].mcs_count[i]);
  2986. DP_STATS_AGGR(vdev, peer, tx.pkt_type[4].mcs_count[i]);
  2987. DP_STATS_AGGR(vdev, peer, rx.pkt_type[0].mcs_count[i]);
  2988. DP_STATS_AGGR(vdev, peer, rx.pkt_type[1].mcs_count[i]);
  2989. DP_STATS_AGGR(vdev, peer, rx.pkt_type[2].mcs_count[i]);
  2990. DP_STATS_AGGR(vdev, peer, rx.pkt_type[3].mcs_count[i]);
  2991. DP_STATS_AGGR(vdev, peer, rx.pkt_type[4].mcs_count[i]);
  2992. }
  2993. for (i = 0; i < MAX_BW; i++) {
  2994. DP_STATS_AGGR(vdev, peer, tx.bw[i]);
  2995. DP_STATS_AGGR(vdev, peer, rx.bw[i]);
  2996. }
  2997. for (i = 0; i < SS_COUNT; i++)
  2998. DP_STATS_AGGR(vdev, peer, rx.nss[i]);
  2999. for (i = 0; i < WME_AC_MAX; i++) {
  3000. DP_STATS_AGGR(vdev, peer, tx.wme_ac_type[i]);
  3001. DP_STATS_AGGR(vdev, peer, rx.wme_ac_type[i]);
  3002. DP_STATS_AGGR(vdev, peer, tx.excess_retries_ac[i]);
  3003. }
  3004. for (i = 0; i < MAX_GI; i++) {
  3005. DP_STATS_AGGR(vdev, peer, tx.sgi_count[i]);
  3006. DP_STATS_AGGR(vdev, peer, rx.sgi_count[i]);
  3007. }
  3008. DP_STATS_AGGR_PKT(vdev, peer, tx.comp_pkt);
  3009. DP_STATS_AGGR_PKT(vdev, peer, tx.ucast);
  3010. DP_STATS_AGGR_PKT(vdev, peer, tx.mcast);
  3011. DP_STATS_AGGR_PKT(vdev, peer, tx.tx_success);
  3012. DP_STATS_AGGR(vdev, peer, tx.tx_failed);
  3013. DP_STATS_AGGR(vdev, peer, tx.ofdma);
  3014. DP_STATS_AGGR(vdev, peer, tx.stbc);
  3015. DP_STATS_AGGR(vdev, peer, tx.ldpc);
  3016. DP_STATS_AGGR(vdev, peer, tx.retries);
  3017. DP_STATS_AGGR(vdev, peer, tx.non_amsdu_cnt);
  3018. DP_STATS_AGGR(vdev, peer, tx.amsdu_cnt);
  3019. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem);
  3020. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem_tx);
  3021. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem_notx);
  3022. DP_STATS_AGGR(vdev, peer, tx.dropped.age_out);
  3023. DP_STATS_AGGR(vdev, peer, rx.err.mic_err);
  3024. DP_STATS_AGGR(vdev, peer, rx.err.decrypt_err);
  3025. DP_STATS_AGGR(vdev, peer, rx.non_ampdu_cnt);
  3026. DP_STATS_AGGR(vdev, peer, rx.ampdu_cnt);
  3027. DP_STATS_AGGR(vdev, peer, rx.non_amsdu_cnt);
  3028. DP_STATS_AGGR(vdev, peer, rx.amsdu_cnt);
  3029. DP_STATS_AGGR_PKT(vdev, peer, rx.to_stack);
  3030. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  3031. DP_STATS_AGGR_PKT(vdev, peer, rx.rcvd_reo[i]);
  3032. peer->stats.rx.unicast.num = peer->stats.rx.to_stack.num -
  3033. peer->stats.rx.multicast.num;
  3034. peer->stats.rx.unicast.bytes = peer->stats.rx.to_stack.bytes -
  3035. peer->stats.rx.multicast.bytes;
  3036. DP_STATS_AGGR_PKT(vdev, peer, rx.unicast);
  3037. DP_STATS_AGGR_PKT(vdev, peer, rx.multicast);
  3038. DP_STATS_AGGR_PKT(vdev, peer, rx.wds);
  3039. DP_STATS_AGGR_PKT(vdev, peer, rx.raw);
  3040. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss.pkts);
  3041. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss.fail);
  3042. vdev->stats.tx.last_ack_rssi =
  3043. peer->stats.tx.last_ack_rssi;
  3044. }
  3045. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  3046. &vdev->stats, vdev->vdev_id, UPDATE_VDEV_STATS);
  3047. }
  3048. /**
  3049. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  3050. * @pdev: DP PDEV handle
  3051. *
  3052. * return: void
  3053. */
  3054. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  3055. {
  3056. struct dp_vdev *vdev = NULL;
  3057. uint8_t i;
  3058. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  3059. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  3060. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  3061. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3062. if (!vdev)
  3063. return;
  3064. dp_aggregate_vdev_stats(vdev);
  3065. for (i = 0; i < MAX_MCS; i++) {
  3066. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[0].mcs_count[i]);
  3067. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[1].mcs_count[i]);
  3068. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[2].mcs_count[i]);
  3069. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[3].mcs_count[i]);
  3070. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[4].mcs_count[i]);
  3071. DP_STATS_AGGR(pdev, vdev, rx.pkt_type[0].mcs_count[i]);
  3072. DP_STATS_AGGR(pdev, vdev, rx.pkt_type[1].mcs_count[i]);
  3073. DP_STATS_AGGR(pdev, vdev, rx.pkt_type[2].mcs_count[i]);
  3074. DP_STATS_AGGR(pdev, vdev, rx.pkt_type[3].mcs_count[i]);
  3075. DP_STATS_AGGR(pdev, vdev, rx.pkt_type[4].mcs_count[i]);
  3076. }
  3077. for (i = 0; i < MAX_BW; i++) {
  3078. DP_STATS_AGGR(pdev, vdev, tx.bw[i]);
  3079. DP_STATS_AGGR(pdev, vdev, rx.bw[i]);
  3080. }
  3081. for (i = 0; i < SS_COUNT; i++)
  3082. DP_STATS_AGGR(pdev, vdev, rx.nss[i]);
  3083. for (i = 0; i < WME_AC_MAX; i++) {
  3084. DP_STATS_AGGR(pdev, vdev, tx.wme_ac_type[i]);
  3085. DP_STATS_AGGR(pdev, vdev, rx.wme_ac_type[i]);
  3086. DP_STATS_AGGR(pdev, vdev,
  3087. tx.excess_retries_ac[i]);
  3088. }
  3089. for (i = 0; i < MAX_GI; i++) {
  3090. DP_STATS_AGGR(pdev, vdev, tx.sgi_count[i]);
  3091. DP_STATS_AGGR(pdev, vdev, rx.sgi_count[i]);
  3092. }
  3093. DP_STATS_AGGR_PKT(pdev, vdev, tx.comp_pkt);
  3094. DP_STATS_AGGR_PKT(pdev, vdev, tx.ucast);
  3095. DP_STATS_AGGR_PKT(pdev, vdev, tx.mcast);
  3096. DP_STATS_AGGR_PKT(pdev, vdev, tx.tx_success);
  3097. DP_STATS_AGGR(pdev, vdev, tx.tx_failed);
  3098. DP_STATS_AGGR(pdev, vdev, tx.ofdma);
  3099. DP_STATS_AGGR(pdev, vdev, tx.stbc);
  3100. DP_STATS_AGGR(pdev, vdev, tx.ldpc);
  3101. DP_STATS_AGGR(pdev, vdev, tx.retries);
  3102. DP_STATS_AGGR(pdev, vdev, tx.non_amsdu_cnt);
  3103. DP_STATS_AGGR(pdev, vdev, tx.amsdu_cnt);
  3104. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem);
  3105. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem_tx);
  3106. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem_notx);
  3107. DP_STATS_AGGR(pdev, vdev, tx.dropped.age_out);
  3108. DP_STATS_AGGR(pdev, vdev, rx.err.mic_err);
  3109. DP_STATS_AGGR(pdev, vdev, rx.err.decrypt_err);
  3110. DP_STATS_AGGR(pdev, vdev, rx.non_ampdu_cnt);
  3111. DP_STATS_AGGR(pdev, vdev, rx.ampdu_cnt);
  3112. DP_STATS_AGGR(pdev, vdev, rx.non_amsdu_cnt);
  3113. DP_STATS_AGGR(pdev, vdev, rx.amsdu_cnt);
  3114. DP_STATS_AGGR_PKT(pdev, vdev, rx.to_stack);
  3115. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[0]);
  3116. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[1]);
  3117. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[2]);
  3118. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[3]);
  3119. DP_STATS_AGGR_PKT(pdev, vdev, rx.unicast);
  3120. DP_STATS_AGGR_PKT(pdev, vdev, rx.multicast);
  3121. DP_STATS_AGGR_PKT(pdev, vdev, rx.wds);
  3122. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss.pkts);
  3123. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss.fail);
  3124. DP_STATS_AGGR_PKT(pdev, vdev, rx.raw);
  3125. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  3126. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  3127. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  3128. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  3129. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  3130. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  3131. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  3132. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  3133. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  3134. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  3135. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  3136. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  3137. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  3138. DP_STATS_AGGR(pdev, vdev,
  3139. tx_i.mcast_en.dropped_map_error);
  3140. DP_STATS_AGGR(pdev, vdev,
  3141. tx_i.mcast_en.dropped_self_mac);
  3142. DP_STATS_AGGR(pdev, vdev,
  3143. tx_i.mcast_en.dropped_send_fail);
  3144. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  3145. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  3146. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  3147. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  3148. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  3149. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  3150. pdev->stats.tx_i.dropped.dropped_pkt.num =
  3151. pdev->stats.tx_i.dropped.dma_error +
  3152. pdev->stats.tx_i.dropped.ring_full +
  3153. pdev->stats.tx_i.dropped.enqueue_fail +
  3154. pdev->stats.tx_i.dropped.desc_na +
  3155. pdev->stats.tx_i.dropped.res_full;
  3156. pdev->stats.tx.last_ack_rssi =
  3157. vdev->stats.tx.last_ack_rssi;
  3158. pdev->stats.tx_i.tso.num_seg =
  3159. vdev->stats.tx_i.tso.num_seg;
  3160. }
  3161. }
  3162. /**
  3163. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  3164. * @pdev: DP_PDEV Handle
  3165. *
  3166. * Return:void
  3167. */
  3168. static inline void
  3169. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  3170. {
  3171. DP_PRINT_STATS("PDEV Tx Stats:\n");
  3172. DP_PRINT_STATS("Received From Stack:");
  3173. DP_PRINT_STATS(" Packets = %d",
  3174. pdev->stats.tx_i.rcvd.num);
  3175. DP_PRINT_STATS(" Bytes = %d",
  3176. pdev->stats.tx_i.rcvd.bytes);
  3177. DP_PRINT_STATS("Processed:");
  3178. DP_PRINT_STATS(" Packets = %d",
  3179. pdev->stats.tx_i.processed.num);
  3180. DP_PRINT_STATS(" Bytes = %d",
  3181. pdev->stats.tx_i.processed.bytes);
  3182. DP_PRINT_STATS("Completions:");
  3183. DP_PRINT_STATS(" Packets = %d",
  3184. pdev->stats.tx.comp_pkt.num);
  3185. DP_PRINT_STATS(" Bytes = %d",
  3186. pdev->stats.tx.comp_pkt.bytes);
  3187. DP_PRINT_STATS("Dropped:");
  3188. DP_PRINT_STATS(" Total = %d",
  3189. pdev->stats.tx_i.dropped.dropped_pkt.num);
  3190. DP_PRINT_STATS(" Dma_map_error = %d",
  3191. pdev->stats.tx_i.dropped.dma_error);
  3192. DP_PRINT_STATS(" Ring Full = %d",
  3193. pdev->stats.tx_i.dropped.ring_full);
  3194. DP_PRINT_STATS(" Descriptor Not available = %d",
  3195. pdev->stats.tx_i.dropped.desc_na);
  3196. DP_PRINT_STATS(" HW enqueue failed= %d",
  3197. pdev->stats.tx_i.dropped.enqueue_fail);
  3198. DP_PRINT_STATS(" Resources Full = %d",
  3199. pdev->stats.tx_i.dropped.res_full);
  3200. DP_PRINT_STATS(" FW removed = %d",
  3201. pdev->stats.tx.dropped.fw_rem);
  3202. DP_PRINT_STATS(" FW removed transmitted = %d",
  3203. pdev->stats.tx.dropped.fw_rem_tx);
  3204. DP_PRINT_STATS(" FW removed untransmitted = %d",
  3205. pdev->stats.tx.dropped.fw_rem_notx);
  3206. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  3207. pdev->stats.tx.dropped.age_out);
  3208. DP_PRINT_STATS("Scatter Gather:");
  3209. DP_PRINT_STATS(" Packets = %d",
  3210. pdev->stats.tx_i.sg.sg_pkt.num);
  3211. DP_PRINT_STATS(" Bytes = %d",
  3212. pdev->stats.tx_i.sg.sg_pkt.bytes);
  3213. DP_PRINT_STATS(" Dropped By Host = %d",
  3214. pdev->stats.tx_i.sg.dropped_host);
  3215. DP_PRINT_STATS(" Dropped By Target = %d",
  3216. pdev->stats.tx_i.sg.dropped_target);
  3217. DP_PRINT_STATS("TSO:");
  3218. DP_PRINT_STATS(" Number of Segments = %d",
  3219. pdev->stats.tx_i.tso.num_seg);
  3220. DP_PRINT_STATS(" Packets = %d",
  3221. pdev->stats.tx_i.tso.tso_pkt.num);
  3222. DP_PRINT_STATS(" Bytes = %d",
  3223. pdev->stats.tx_i.tso.tso_pkt.bytes);
  3224. DP_PRINT_STATS(" Dropped By Host = %d",
  3225. pdev->stats.tx_i.tso.dropped_host);
  3226. DP_PRINT_STATS("Mcast Enhancement:");
  3227. DP_PRINT_STATS(" Packets = %d",
  3228. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  3229. DP_PRINT_STATS(" Bytes = %d",
  3230. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  3231. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  3232. pdev->stats.tx_i.mcast_en.dropped_map_error);
  3233. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  3234. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  3235. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  3236. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  3237. DP_PRINT_STATS(" Unicast sent = %d",
  3238. pdev->stats.tx_i.mcast_en.ucast);
  3239. DP_PRINT_STATS("Raw:");
  3240. DP_PRINT_STATS(" Packets = %d",
  3241. pdev->stats.tx_i.raw.raw_pkt.num);
  3242. DP_PRINT_STATS(" Bytes = %d",
  3243. pdev->stats.tx_i.raw.raw_pkt.bytes);
  3244. DP_PRINT_STATS(" DMA map error = %d",
  3245. pdev->stats.tx_i.raw.dma_map_error);
  3246. DP_PRINT_STATS("Reinjected:");
  3247. DP_PRINT_STATS(" Packets = %d",
  3248. pdev->stats.tx_i.reinject_pkts.num);
  3249. DP_PRINT_STATS("Bytes = %d\n",
  3250. pdev->stats.tx_i.reinject_pkts.bytes);
  3251. DP_PRINT_STATS("Inspected:");
  3252. DP_PRINT_STATS(" Packets = %d",
  3253. pdev->stats.tx_i.inspect_pkts.num);
  3254. DP_PRINT_STATS(" Bytes = %d",
  3255. pdev->stats.tx_i.inspect_pkts.bytes);
  3256. }
  3257. /**
  3258. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  3259. * @pdev: DP_PDEV Handle
  3260. *
  3261. * Return: void
  3262. */
  3263. static inline void
  3264. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  3265. {
  3266. DP_PRINT_STATS("PDEV Rx Stats:\n");
  3267. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  3268. DP_PRINT_STATS(" Packets = %d %d %d %d",
  3269. pdev->stats.rx.rcvd_reo[0].num,
  3270. pdev->stats.rx.rcvd_reo[1].num,
  3271. pdev->stats.rx.rcvd_reo[2].num,
  3272. pdev->stats.rx.rcvd_reo[3].num);
  3273. DP_PRINT_STATS(" Bytes = %d %d %d %d",
  3274. pdev->stats.rx.rcvd_reo[0].bytes,
  3275. pdev->stats.rx.rcvd_reo[1].bytes,
  3276. pdev->stats.rx.rcvd_reo[2].bytes,
  3277. pdev->stats.rx.rcvd_reo[3].bytes);
  3278. DP_PRINT_STATS("Replenished:");
  3279. DP_PRINT_STATS(" Packets = %d",
  3280. pdev->stats.replenish.pkts.num);
  3281. DP_PRINT_STATS(" Bytes = %d",
  3282. pdev->stats.replenish.pkts.bytes);
  3283. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  3284. pdev->stats.buf_freelist);
  3285. DP_PRINT_STATS("Dropped:");
  3286. DP_PRINT_STATS(" msdu_not_done = %d",
  3287. pdev->stats.dropped.msdu_not_done);
  3288. DP_PRINT_STATS("Sent To Stack:");
  3289. DP_PRINT_STATS(" Packets = %d",
  3290. pdev->stats.rx.to_stack.num);
  3291. DP_PRINT_STATS(" Bytes = %d",
  3292. pdev->stats.rx.to_stack.bytes);
  3293. DP_PRINT_STATS("Multicast/Broadcast:");
  3294. DP_PRINT_STATS(" Packets = %d",
  3295. pdev->stats.rx.multicast.num);
  3296. DP_PRINT_STATS(" Bytes = %d",
  3297. pdev->stats.rx.multicast.bytes);
  3298. DP_PRINT_STATS("Errors:");
  3299. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  3300. pdev->stats.replenish.rxdma_err);
  3301. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  3302. pdev->stats.err.desc_alloc_fail);
  3303. }
  3304. /**
  3305. * dp_print_soc_tx_stats(): Print SOC level stats
  3306. * @soc DP_SOC Handle
  3307. *
  3308. * Return: void
  3309. */
  3310. static inline void
  3311. dp_print_soc_tx_stats(struct dp_soc *soc)
  3312. {
  3313. DP_PRINT_STATS("SOC Tx Stats:\n");
  3314. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  3315. soc->stats.tx.desc_in_use);
  3316. DP_PRINT_STATS("Invalid peer:");
  3317. DP_PRINT_STATS(" Packets = %d",
  3318. soc->stats.tx.tx_invalid_peer.num);
  3319. DP_PRINT_STATS(" Bytes = %d",
  3320. soc->stats.tx.tx_invalid_peer.bytes);
  3321. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  3322. soc->stats.tx.tcl_ring_full[0],
  3323. soc->stats.tx.tcl_ring_full[1],
  3324. soc->stats.tx.tcl_ring_full[2]);
  3325. }
  3326. /**
  3327. * dp_print_soc_rx_stats: Print SOC level Rx stats
  3328. * @soc: DP_SOC Handle
  3329. *
  3330. * Return:void
  3331. */
  3332. static inline void
  3333. dp_print_soc_rx_stats(struct dp_soc *soc)
  3334. {
  3335. uint32_t i;
  3336. char reo_error[DP_REO_ERR_LENGTH];
  3337. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  3338. uint8_t index = 0;
  3339. DP_PRINT_STATS("SOC Rx Stats:\n");
  3340. DP_PRINT_STATS("Errors:\n");
  3341. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  3342. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  3343. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  3344. DP_PRINT_STATS("Invalid RBM = %d",
  3345. soc->stats.rx.err.invalid_rbm);
  3346. DP_PRINT_STATS("Invalid Vdev = %d",
  3347. soc->stats.rx.err.invalid_vdev);
  3348. DP_PRINT_STATS("Invalid Pdev = %d",
  3349. soc->stats.rx.err.invalid_pdev);
  3350. DP_PRINT_STATS("Invalid Peer = %d",
  3351. soc->stats.rx.err.rx_invalid_peer.num);
  3352. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  3353. soc->stats.rx.err.hal_ring_access_fail);
  3354. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  3355. index += qdf_snprint(&rxdma_error[index],
  3356. DP_RXDMA_ERR_LENGTH - index,
  3357. " %d", soc->stats.rx.err.rxdma_error[i]);
  3358. }
  3359. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  3360. rxdma_error);
  3361. index = 0;
  3362. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  3363. index += qdf_snprint(&reo_error[index],
  3364. DP_REO_ERR_LENGTH - index,
  3365. " %d", soc->stats.rx.err.reo_error[i]);
  3366. }
  3367. DP_PRINT_STATS("REO Error(0-14):%s",
  3368. reo_error);
  3369. }
  3370. /**
  3371. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  3372. * @vdev: DP_VDEV handle
  3373. *
  3374. * Return:void
  3375. */
  3376. static inline void
  3377. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  3378. {
  3379. struct dp_peer *peer = NULL;
  3380. DP_STATS_CLR(vdev->pdev);
  3381. DP_STATS_CLR(vdev->pdev->soc);
  3382. DP_STATS_CLR(vdev);
  3383. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3384. if (!peer)
  3385. return;
  3386. DP_STATS_CLR(peer);
  3387. }
  3388. }
  3389. /**
  3390. * dp_print_rx_rates(): Print Rx rate stats
  3391. * @vdev: DP_VDEV handle
  3392. *
  3393. * Return:void
  3394. */
  3395. static inline void
  3396. dp_print_rx_rates(struct dp_vdev *vdev)
  3397. {
  3398. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3399. uint8_t i, mcs, pkt_type;
  3400. uint8_t index = 0;
  3401. char nss[DP_NSS_LENGTH];
  3402. DP_PRINT_STATS("Rx Rate Info:\n");
  3403. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3404. index = 0;
  3405. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3406. if (!dp_rate_string[pkt_type][mcs].valid)
  3407. continue;
  3408. DP_PRINT_STATS(" %s = %d",
  3409. dp_rate_string[pkt_type][mcs].mcs_type,
  3410. pdev->stats.rx.pkt_type[pkt_type].
  3411. mcs_count[mcs]);
  3412. }
  3413. DP_PRINT_STATS("\n");
  3414. }
  3415. index = 0;
  3416. for (i = 0; i < SS_COUNT; i++) {
  3417. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  3418. " %d", pdev->stats.rx.nss[i]);
  3419. }
  3420. DP_PRINT_STATS("NSS(0-7) = %s",
  3421. nss);
  3422. DP_PRINT_STATS("SGI ="
  3423. " 0.8us %d,"
  3424. " 0.4us %d,"
  3425. " 1.6us %d,"
  3426. " 3.2us %d,",
  3427. pdev->stats.rx.sgi_count[0],
  3428. pdev->stats.rx.sgi_count[1],
  3429. pdev->stats.rx.sgi_count[2],
  3430. pdev->stats.rx.sgi_count[3]);
  3431. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  3432. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  3433. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  3434. DP_PRINT_STATS("Reception Type ="
  3435. " SU: %d,"
  3436. " MU_MIMO:%d,"
  3437. " MU_OFDMA:%d,"
  3438. " MU_OFDMA_MIMO:%d\n",
  3439. pdev->stats.rx.reception_type[0],
  3440. pdev->stats.rx.reception_type[1],
  3441. pdev->stats.rx.reception_type[2],
  3442. pdev->stats.rx.reception_type[3]);
  3443. DP_PRINT_STATS("Aggregation:\n");
  3444. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  3445. pdev->stats.rx.ampdu_cnt);
  3446. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  3447. pdev->stats.rx.non_ampdu_cnt);
  3448. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  3449. pdev->stats.rx.amsdu_cnt);
  3450. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  3451. pdev->stats.rx.non_amsdu_cnt);
  3452. }
  3453. /**
  3454. * dp_print_tx_rates(): Print tx rates
  3455. * @vdev: DP_VDEV handle
  3456. *
  3457. * Return:void
  3458. */
  3459. static inline void
  3460. dp_print_tx_rates(struct dp_vdev *vdev)
  3461. {
  3462. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3463. uint8_t mcs, pkt_type;
  3464. uint32_t index;
  3465. DP_PRINT_STATS("Tx Rate Info:\n");
  3466. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3467. index = 0;
  3468. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3469. if (!dp_rate_string[pkt_type][mcs].valid)
  3470. continue;
  3471. DP_PRINT_STATS(" %s = %d",
  3472. dp_rate_string[pkt_type][mcs].mcs_type,
  3473. pdev->stats.tx.pkt_type[pkt_type].
  3474. mcs_count[mcs]);
  3475. }
  3476. DP_PRINT_STATS("\n");
  3477. }
  3478. DP_PRINT_STATS("SGI ="
  3479. " 0.8us %d"
  3480. " 0.4us %d"
  3481. " 1.6us %d"
  3482. " 3.2us %d",
  3483. pdev->stats.tx.sgi_count[0],
  3484. pdev->stats.tx.sgi_count[1],
  3485. pdev->stats.tx.sgi_count[2],
  3486. pdev->stats.tx.sgi_count[3]);
  3487. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  3488. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  3489. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  3490. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  3491. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  3492. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  3493. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  3494. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  3495. DP_PRINT_STATS("Aggregation:\n");
  3496. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  3497. pdev->stats.tx.amsdu_cnt);
  3498. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  3499. pdev->stats.tx.non_amsdu_cnt);
  3500. }
  3501. /**
  3502. * dp_print_peer_stats():print peer stats
  3503. * @peer: DP_PEER handle
  3504. *
  3505. * return void
  3506. */
  3507. static inline void dp_print_peer_stats(struct dp_peer *peer)
  3508. {
  3509. uint8_t i, mcs, pkt_type;
  3510. uint32_t index;
  3511. char nss[DP_NSS_LENGTH];
  3512. DP_PRINT_STATS("Node Tx Stats:\n");
  3513. DP_PRINT_STATS("Total Packet Completions = %d",
  3514. peer->stats.tx.comp_pkt.num);
  3515. DP_PRINT_STATS("Total Bytes Completions = %d",
  3516. peer->stats.tx.comp_pkt.bytes);
  3517. DP_PRINT_STATS("Success Packets = %d",
  3518. peer->stats.tx.tx_success.num);
  3519. DP_PRINT_STATS("Success Bytes = %d",
  3520. peer->stats.tx.tx_success.bytes);
  3521. DP_PRINT_STATS("Packets Failed = %d",
  3522. peer->stats.tx.tx_failed);
  3523. DP_PRINT_STATS("Packets In OFDMA = %d",
  3524. peer->stats.tx.ofdma);
  3525. DP_PRINT_STATS("Packets In STBC = %d",
  3526. peer->stats.tx.stbc);
  3527. DP_PRINT_STATS("Packets In LDPC = %d",
  3528. peer->stats.tx.ldpc);
  3529. DP_PRINT_STATS("Packet Retries = %d",
  3530. peer->stats.tx.retries);
  3531. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  3532. peer->stats.tx.amsdu_cnt);
  3533. DP_PRINT_STATS("Last Packet RSSI = %d",
  3534. peer->stats.tx.last_ack_rssi);
  3535. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  3536. peer->stats.tx.dropped.fw_rem);
  3537. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  3538. peer->stats.tx.dropped.fw_rem_tx);
  3539. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  3540. peer->stats.tx.dropped.fw_rem_notx);
  3541. DP_PRINT_STATS("Dropped : Age Out = %d",
  3542. peer->stats.tx.dropped.age_out);
  3543. DP_PRINT_STATS("Rate Info:");
  3544. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3545. index = 0;
  3546. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3547. if (!dp_rate_string[pkt_type][mcs].valid)
  3548. continue;
  3549. DP_PRINT_STATS(" %s = %d",
  3550. dp_rate_string[pkt_type][mcs].mcs_type,
  3551. peer->stats.tx.pkt_type[pkt_type].
  3552. mcs_count[mcs]);
  3553. }
  3554. DP_PRINT_STATS("\n");
  3555. }
  3556. DP_PRINT_STATS("SGI = "
  3557. " 0.8us %d"
  3558. " 0.4us %d"
  3559. " 1.6us %d"
  3560. " 3.2us %d",
  3561. peer->stats.tx.sgi_count[0],
  3562. peer->stats.tx.sgi_count[1],
  3563. peer->stats.tx.sgi_count[2],
  3564. peer->stats.tx.sgi_count[3]);
  3565. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  3566. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  3567. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  3568. DP_PRINT_STATS("Aggregation:");
  3569. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  3570. peer->stats.tx.amsdu_cnt);
  3571. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  3572. peer->stats.tx.non_amsdu_cnt);
  3573. DP_PRINT_STATS("Node Rx Stats:");
  3574. DP_PRINT_STATS("Packets Sent To Stack = %d",
  3575. peer->stats.rx.to_stack.num);
  3576. DP_PRINT_STATS("Bytes Sent To Stack = %d",
  3577. peer->stats.rx.to_stack.bytes);
  3578. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  3579. DP_PRINT_STATS("Packets Received = %d",
  3580. peer->stats.rx.rcvd_reo[i].num);
  3581. DP_PRINT_STATS("Bytes Received = %d",
  3582. peer->stats.rx.rcvd_reo[i].bytes);
  3583. }
  3584. DP_PRINT_STATS("Multicast Packets Received = %d",
  3585. peer->stats.rx.multicast.num);
  3586. DP_PRINT_STATS("Multicast Bytes Received = %d",
  3587. peer->stats.rx.multicast.bytes);
  3588. DP_PRINT_STATS("WDS Packets Received = %d",
  3589. peer->stats.rx.wds.num);
  3590. DP_PRINT_STATS("WDS Bytes Received = %d",
  3591. peer->stats.rx.wds.bytes);
  3592. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  3593. peer->stats.rx.intra_bss.pkts.num);
  3594. DP_PRINT_STATS("Intra BSS Bytes Received = %d",
  3595. peer->stats.rx.intra_bss.pkts.bytes);
  3596. DP_PRINT_STATS("Raw Packets Received = %d",
  3597. peer->stats.rx.raw.num);
  3598. DP_PRINT_STATS("Raw Bytes Received = %d",
  3599. peer->stats.rx.raw.bytes);
  3600. DP_PRINT_STATS("Errors: MIC Errors = %d",
  3601. peer->stats.rx.err.mic_err);
  3602. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  3603. peer->stats.rx.err.decrypt_err);
  3604. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  3605. peer->stats.rx.non_ampdu_cnt);
  3606. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  3607. peer->stats.rx.ampdu_cnt);
  3608. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  3609. peer->stats.rx.non_amsdu_cnt);
  3610. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  3611. peer->stats.rx.amsdu_cnt);
  3612. DP_PRINT_STATS("SGI ="
  3613. " 0.8us %d"
  3614. " 0.4us %d"
  3615. " 1.6us %d"
  3616. " 3.2us %d",
  3617. peer->stats.rx.sgi_count[0],
  3618. peer->stats.rx.sgi_count[1],
  3619. peer->stats.rx.sgi_count[2],
  3620. peer->stats.rx.sgi_count[3]);
  3621. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  3622. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  3623. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  3624. DP_PRINT_STATS("Reception Type ="
  3625. " SU %d,"
  3626. " MU_MIMO %d,"
  3627. " MU_OFDMA %d,"
  3628. " MU_OFDMA_MIMO %d",
  3629. peer->stats.rx.reception_type[0],
  3630. peer->stats.rx.reception_type[1],
  3631. peer->stats.rx.reception_type[2],
  3632. peer->stats.rx.reception_type[3]);
  3633. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3634. index = 0;
  3635. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3636. if (!dp_rate_string[pkt_type][mcs].valid)
  3637. continue;
  3638. DP_PRINT_STATS(" %s = %d",
  3639. dp_rate_string[pkt_type][mcs].mcs_type,
  3640. peer->stats.rx.pkt_type[pkt_type].
  3641. mcs_count[mcs]);
  3642. }
  3643. DP_PRINT_STATS("\n");
  3644. }
  3645. index = 0;
  3646. for (i = 0; i < SS_COUNT; i++) {
  3647. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  3648. " %d", peer->stats.rx.nss[i]);
  3649. }
  3650. DP_PRINT_STATS("NSS(0-7) = %s",
  3651. nss);
  3652. DP_PRINT_STATS("Aggregation:");
  3653. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  3654. peer->stats.rx.ampdu_cnt);
  3655. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  3656. peer->stats.rx.non_ampdu_cnt);
  3657. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  3658. peer->stats.rx.amsdu_cnt);
  3659. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  3660. peer->stats.rx.non_amsdu_cnt);
  3661. }
  3662. /**
  3663. * dp_print_host_stats()- Function to print the stats aggregated at host
  3664. * @vdev_handle: DP_VDEV handle
  3665. * @type: host stats type
  3666. *
  3667. * Available Stat types
  3668. * TXRX_CLEAR_STATS : Clear the stats
  3669. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  3670. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  3671. * TXRX_TX_HOST_STATS: Print Tx Stats
  3672. * TXRX_RX_HOST_STATS: Print Rx Stats
  3673. *
  3674. * Return: 0 on success, print error message in case of failure
  3675. */
  3676. static int
  3677. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  3678. {
  3679. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3680. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3681. dp_aggregate_pdev_stats(pdev);
  3682. switch (type) {
  3683. case TXRX_CLEAR_STATS:
  3684. dp_txrx_host_stats_clr(vdev);
  3685. break;
  3686. case TXRX_RX_RATE_STATS:
  3687. dp_print_rx_rates(vdev);
  3688. break;
  3689. case TXRX_TX_RATE_STATS:
  3690. dp_print_tx_rates(vdev);
  3691. break;
  3692. case TXRX_TX_HOST_STATS:
  3693. dp_print_pdev_tx_stats(pdev);
  3694. dp_print_soc_tx_stats(pdev->soc);
  3695. break;
  3696. case TXRX_RX_HOST_STATS:
  3697. dp_print_pdev_rx_stats(pdev);
  3698. dp_print_soc_rx_stats(pdev->soc);
  3699. break;
  3700. default:
  3701. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  3702. break;
  3703. }
  3704. return 0;
  3705. }
  3706. /*
  3707. * dp_get_host_peer_stats()- function to print peer stats
  3708. * @pdev_handle: DP_PDEV handle
  3709. * @mac_addr: mac address of the peer
  3710. *
  3711. * Return: void
  3712. */
  3713. static void
  3714. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  3715. {
  3716. struct dp_peer *peer;
  3717. uint8_t local_id;
  3718. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  3719. &local_id);
  3720. if (!peer) {
  3721. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3722. "%s: Invalid peer\n", __func__);
  3723. return;
  3724. }
  3725. dp_print_peer_stats(peer);
  3726. dp_peer_rxtid_stats(peer);
  3727. return;
  3728. }
  3729. /*
  3730. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  3731. * @pdev_handle: DP_PDEV handle
  3732. *
  3733. * Return: void
  3734. */
  3735. static void
  3736. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  3737. {
  3738. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3739. pdev->enhanced_stats_en = 1;
  3740. }
  3741. /*
  3742. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  3743. * @pdev_handle: DP_PDEV handle
  3744. *
  3745. * Return: void
  3746. */
  3747. static void
  3748. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  3749. {
  3750. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3751. pdev->enhanced_stats_en = 0;
  3752. }
  3753. /*
  3754. * dp_get_fw_peer_stats()- function to print peer stats
  3755. * @pdev_handle: DP_PDEV handle
  3756. * @mac_addr: mac address of the peer
  3757. * @cap: Type of htt stats requested
  3758. *
  3759. * Currently Supporting only MAC ID based requests Only
  3760. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  3761. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  3762. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  3763. *
  3764. * Return: void
  3765. */
  3766. static void
  3767. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  3768. uint32_t cap)
  3769. {
  3770. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3771. uint32_t config_param0 = 0;
  3772. uint32_t config_param1 = 0;
  3773. uint32_t config_param2 = 0;
  3774. uint32_t config_param3 = 0;
  3775. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  3776. config_param0 |= (1 << (cap + 1));
  3777. config_param1 = 0x8f;
  3778. config_param2 |= (mac_addr[0] & 0x000000ff);
  3779. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  3780. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  3781. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  3782. config_param3 |= (mac_addr[4] & 0x000000ff);
  3783. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  3784. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  3785. config_param0, config_param1, config_param2,
  3786. config_param3);
  3787. }
  3788. /*
  3789. * dp_set_vdev_param: function to set parameters in vdev
  3790. * @param: parameter type to be set
  3791. * @val: value of parameter to be set
  3792. *
  3793. * return: void
  3794. */
  3795. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  3796. enum cdp_vdev_param_type param, uint32_t val)
  3797. {
  3798. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3799. switch (param) {
  3800. case CDP_ENABLE_WDS:
  3801. vdev->wds_enabled = val;
  3802. break;
  3803. case CDP_ENABLE_NAWDS:
  3804. vdev->nawds_enabled = val;
  3805. break;
  3806. case CDP_ENABLE_MCAST_EN:
  3807. vdev->mcast_enhancement_en = val;
  3808. break;
  3809. case CDP_ENABLE_PROXYSTA:
  3810. vdev->proxysta_vdev = val;
  3811. break;
  3812. case CDP_UPDATE_TDLS_FLAGS:
  3813. vdev->tdls_link_connected = val;
  3814. break;
  3815. case CDP_CFG_WDS_AGING_TIMER:
  3816. if (val == 0)
  3817. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  3818. else if (val != vdev->wds_aging_timer_val)
  3819. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  3820. vdev->wds_aging_timer_val = val;
  3821. break;
  3822. default:
  3823. break;
  3824. }
  3825. dp_tx_vdev_update_search_flags(vdev);
  3826. }
  3827. /**
  3828. * dp_peer_set_nawds: set nawds bit in peer
  3829. * @peer_handle: pointer to peer
  3830. * @value: enable/disable nawds
  3831. *
  3832. * return: void
  3833. */
  3834. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  3835. {
  3836. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3837. peer->nawds_enabled = value;
  3838. }
  3839. /*
  3840. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  3841. * @vdev_handle: DP_VDEV handle
  3842. * @map_id:ID of map that needs to be updated
  3843. *
  3844. * Return: void
  3845. */
  3846. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  3847. uint8_t map_id)
  3848. {
  3849. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3850. vdev->dscp_tid_map_id = map_id;
  3851. return;
  3852. }
  3853. /**
  3854. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  3855. * @pdev: DP_PDEV handle
  3856. * @map_id: ID of map that needs to be updated
  3857. * @tos: index value in map
  3858. * @tid: tid value passed by the user
  3859. *
  3860. * Return: void
  3861. */
  3862. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  3863. uint8_t map_id, uint8_t tos, uint8_t tid)
  3864. {
  3865. uint8_t dscp;
  3866. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  3867. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  3868. pdev->dscp_tid_map[map_id][dscp] = tid;
  3869. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  3870. map_id, dscp);
  3871. return;
  3872. }
  3873. /**
  3874. * dp_fw_stats_process(): Process TxRX FW stats request
  3875. * @vdev_handle: DP VDEV handle
  3876. * @val: value passed by user
  3877. *
  3878. * return: int
  3879. */
  3880. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle, uint32_t val)
  3881. {
  3882. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3883. struct dp_pdev *pdev = NULL;
  3884. if (!vdev) {
  3885. DP_TRACE(NONE, "VDEV not found");
  3886. return 1;
  3887. }
  3888. pdev = vdev->pdev;
  3889. return dp_h2t_ext_stats_msg_send(pdev, val, 0, 0, 0, 0);
  3890. }
  3891. /*
  3892. * dp_txrx_stats() - function to map to firmware and host stats
  3893. * @vdev: virtual handle
  3894. * @stats: type of statistics requested
  3895. *
  3896. * Return: integer
  3897. */
  3898. static int dp_txrx_stats(struct cdp_vdev *vdev, enum cdp_stats stats)
  3899. {
  3900. int host_stats;
  3901. int fw_stats;
  3902. if (stats >= CDP_TXRX_MAX_STATS)
  3903. return 0;
  3904. /*
  3905. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  3906. * has to be updated if new FW HTT stats added
  3907. */
  3908. if (stats > CDP_TXRX_STATS_HTT_MAX)
  3909. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  3910. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  3911. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  3912. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3913. "stats: %u fw_stats_type: %d host_stats_type: %d",
  3914. stats, fw_stats, host_stats);
  3915. if (fw_stats != TXRX_FW_STATS_INVALID)
  3916. return dp_fw_stats_process(vdev, fw_stats);
  3917. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  3918. (host_stats <= TXRX_HOST_STATS_MAX))
  3919. return dp_print_host_stats(vdev, host_stats);
  3920. else
  3921. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3922. "Wrong Input for TxRx Stats");
  3923. return 0;
  3924. }
  3925. /*
  3926. * dp_print_napi_stats(): NAPI stats
  3927. * @soc - soc handle
  3928. */
  3929. static void dp_print_napi_stats(struct dp_soc *soc)
  3930. {
  3931. hif_print_napi_stats(soc->hif_handle);
  3932. }
  3933. /*
  3934. * dp_print_per_ring_stats(): Packet count per ring
  3935. * @soc - soc handle
  3936. */
  3937. static void dp_print_per_ring_stats(struct dp_soc *soc)
  3938. {
  3939. uint8_t core, ring;
  3940. uint64_t total_packets;
  3941. DP_TRACE(FATAL, "Reo packets per ring:");
  3942. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  3943. total_packets = 0;
  3944. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  3945. for (core = 0; core < NR_CPUS; core++) {
  3946. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  3947. core, soc->stats.rx.ring_packets[core][ring]);
  3948. total_packets += soc->stats.rx.ring_packets[core][ring];
  3949. }
  3950. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  3951. ring, total_packets);
  3952. }
  3953. }
  3954. /*
  3955. * dp_txrx_path_stats() - Function to display dump stats
  3956. * @soc - soc handle
  3957. *
  3958. * return: none
  3959. */
  3960. static void dp_txrx_path_stats(struct dp_soc *soc)
  3961. {
  3962. uint8_t error_code;
  3963. uint8_t loop_pdev;
  3964. struct dp_pdev *pdev;
  3965. uint8_t i;
  3966. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  3967. pdev = soc->pdev_list[loop_pdev];
  3968. dp_aggregate_pdev_stats(pdev);
  3969. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3970. "Tx path Statistics:");
  3971. DP_TRACE(FATAL, "from stack: %u msdus (%u bytes)",
  3972. pdev->stats.tx_i.rcvd.num,
  3973. pdev->stats.tx_i.rcvd.bytes);
  3974. DP_TRACE(FATAL, "processed from host: %u msdus (%u bytes)",
  3975. pdev->stats.tx_i.processed.num,
  3976. pdev->stats.tx_i.processed.bytes);
  3977. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%u bytes)",
  3978. pdev->stats.tx.tx_success.num,
  3979. pdev->stats.tx.tx_success.bytes);
  3980. DP_TRACE(FATAL, "Dropped in host:");
  3981. DP_TRACE(FATAL, "Total packets dropped: %u,",
  3982. pdev->stats.tx_i.dropped.dropped_pkt.num);
  3983. DP_TRACE(FATAL, "Descriptor not available: %u",
  3984. pdev->stats.tx_i.dropped.desc_na);
  3985. DP_TRACE(FATAL, "Ring full: %u",
  3986. pdev->stats.tx_i.dropped.ring_full);
  3987. DP_TRACE(FATAL, "Enqueue fail: %u",
  3988. pdev->stats.tx_i.dropped.enqueue_fail);
  3989. DP_TRACE(FATAL, "DMA Error: %u",
  3990. pdev->stats.tx_i.dropped.dma_error);
  3991. DP_TRACE(FATAL, "Dropped in hardware:");
  3992. DP_TRACE(FATAL, "total packets dropped: %u",
  3993. pdev->stats.tx.tx_failed);
  3994. DP_TRACE(FATAL, "mpdu age out: %u",
  3995. pdev->stats.tx.dropped.age_out);
  3996. DP_TRACE(FATAL, "firmware removed: %u",
  3997. pdev->stats.tx.dropped.fw_rem);
  3998. DP_TRACE(FATAL, "firmware removed tx: %u",
  3999. pdev->stats.tx.dropped.fw_rem_tx);
  4000. DP_TRACE(FATAL, "firmware removed notx %u",
  4001. pdev->stats.tx.dropped.fw_rem_notx);
  4002. DP_TRACE(FATAL, "peer_invalid: %u",
  4003. pdev->soc->stats.tx.tx_invalid_peer.num);
  4004. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  4005. DP_TRACE(FATAL, "Single Packet: %u",
  4006. pdev->stats.tx_comp_histogram.pkts_1);
  4007. DP_TRACE(FATAL, "2-20 Packets: %u",
  4008. pdev->stats.tx_comp_histogram.pkts_2_20);
  4009. DP_TRACE(FATAL, "21-40 Packets: %u",
  4010. pdev->stats.tx_comp_histogram.pkts_21_40);
  4011. DP_TRACE(FATAL, "41-60 Packets: %u",
  4012. pdev->stats.tx_comp_histogram.pkts_41_60);
  4013. DP_TRACE(FATAL, "61-80 Packets: %u",
  4014. pdev->stats.tx_comp_histogram.pkts_61_80);
  4015. DP_TRACE(FATAL, "81-100 Packets: %u",
  4016. pdev->stats.tx_comp_histogram.pkts_81_100);
  4017. DP_TRACE(FATAL, "101-200 Packets: %u",
  4018. pdev->stats.tx_comp_histogram.pkts_101_200);
  4019. DP_TRACE(FATAL, " 201+ Packets: %u",
  4020. pdev->stats.tx_comp_histogram.pkts_201_plus);
  4021. DP_TRACE(FATAL, "Rx path statistics");
  4022. DP_TRACE(FATAL, "delivered %u msdus ( %u bytes),",
  4023. pdev->stats.rx.to_stack.num,
  4024. pdev->stats.rx.to_stack.bytes);
  4025. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  4026. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %u bytes),",
  4027. i, pdev->stats.rx.rcvd_reo[i].num,
  4028. pdev->stats.rx.rcvd_reo[i].bytes);
  4029. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %u bytes),",
  4030. pdev->stats.rx.intra_bss.pkts.num,
  4031. pdev->stats.rx.intra_bss.pkts.bytes);
  4032. DP_TRACE(FATAL, "raw packets %u msdus ( %u bytes),",
  4033. pdev->stats.rx.raw.num,
  4034. pdev->stats.rx.raw.bytes);
  4035. DP_TRACE(FATAL, "dropped: error %u msdus",
  4036. pdev->stats.rx.err.mic_err);
  4037. DP_TRACE(FATAL, "peer invalid %u",
  4038. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  4039. DP_TRACE(FATAL, "Reo Statistics");
  4040. DP_TRACE(FATAL, "rbm error: %u msdus",
  4041. pdev->soc->stats.rx.err.invalid_rbm);
  4042. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  4043. pdev->soc->stats.rx.err.hal_ring_access_fail);
  4044. DP_TRACE(FATAL, "Reo errors");
  4045. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  4046. error_code++) {
  4047. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  4048. error_code,
  4049. pdev->soc->stats.rx.err.reo_error[error_code]);
  4050. }
  4051. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  4052. error_code++) {
  4053. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  4054. error_code,
  4055. pdev->soc->stats.rx.err
  4056. .rxdma_error[error_code]);
  4057. }
  4058. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  4059. DP_TRACE(FATAL, "Single Packet: %u",
  4060. pdev->stats.rx_ind_histogram.pkts_1);
  4061. DP_TRACE(FATAL, "2-20 Packets: %u",
  4062. pdev->stats.rx_ind_histogram.pkts_2_20);
  4063. DP_TRACE(FATAL, "21-40 Packets: %u",
  4064. pdev->stats.rx_ind_histogram.pkts_21_40);
  4065. DP_TRACE(FATAL, "41-60 Packets: %u",
  4066. pdev->stats.rx_ind_histogram.pkts_41_60);
  4067. DP_TRACE(FATAL, "61-80 Packets: %u",
  4068. pdev->stats.rx_ind_histogram.pkts_61_80);
  4069. DP_TRACE(FATAL, "81-100 Packets: %u",
  4070. pdev->stats.rx_ind_histogram.pkts_81_100);
  4071. DP_TRACE(FATAL, "101-200 Packets: %u",
  4072. pdev->stats.rx_ind_histogram.pkts_101_200);
  4073. DP_TRACE(FATAL, " 201+ Packets: %u",
  4074. pdev->stats.rx_ind_histogram.pkts_201_plus);
  4075. }
  4076. }
  4077. /*
  4078. * dp_txrx_dump_stats() - Dump statistics
  4079. * @value - Statistics option
  4080. */
  4081. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value)
  4082. {
  4083. struct dp_soc *soc =
  4084. (struct dp_soc *)psoc;
  4085. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4086. if (!soc) {
  4087. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4088. "%s: soc is NULL", __func__);
  4089. return QDF_STATUS_E_INVAL;
  4090. }
  4091. switch (value) {
  4092. case CDP_TXRX_PATH_STATS:
  4093. dp_txrx_path_stats(soc);
  4094. break;
  4095. case CDP_RX_RING_STATS:
  4096. dp_print_per_ring_stats(soc);
  4097. break;
  4098. case CDP_TXRX_TSO_STATS:
  4099. /* TODO: NOT IMPLEMENTED */
  4100. break;
  4101. case CDP_DUMP_TX_FLOW_POOL_INFO:
  4102. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  4103. break;
  4104. case CDP_DP_NAPI_STATS:
  4105. dp_print_napi_stats(soc);
  4106. break;
  4107. case CDP_TXRX_DESC_STATS:
  4108. /* TODO: NOT IMPLEMENTED */
  4109. break;
  4110. default:
  4111. status = QDF_STATUS_E_INVAL;
  4112. break;
  4113. }
  4114. return status;
  4115. }
  4116. static struct cdp_wds_ops dp_ops_wds = {
  4117. .vdev_set_wds = dp_vdev_set_wds,
  4118. };
  4119. /*
  4120. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4121. * @soc - datapath soc handle
  4122. * @peer - datapath peer handle
  4123. *
  4124. * Delete the AST entries belonging to a peer
  4125. */
  4126. #ifdef FEATURE_WDS
  4127. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4128. struct dp_peer *peer)
  4129. {
  4130. struct dp_ast_entry *ast_entry;
  4131. qdf_spin_lock_bh(&soc->ast_lock);
  4132. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry) {
  4133. if (ast_entry->next_hop) {
  4134. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  4135. soc->osif_soc,
  4136. ast_entry->mac_addr.raw);
  4137. }
  4138. dp_peer_del_ast(soc, ast_entry);
  4139. }
  4140. qdf_spin_unlock_bh(&soc->ast_lock);
  4141. }
  4142. #else
  4143. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4144. struct dp_peer *peer)
  4145. {
  4146. }
  4147. #endif
  4148. #ifdef CONFIG_WIN
  4149. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4150. {
  4151. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  4152. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  4153. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  4154. dp_peer_delete_ast_entries(soc, peer);
  4155. }
  4156. #endif
  4157. static struct cdp_cmn_ops dp_ops_cmn = {
  4158. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  4159. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  4160. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  4161. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  4162. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  4163. .txrx_peer_create = dp_peer_create_wifi3,
  4164. .txrx_peer_setup = dp_peer_setup_wifi3,
  4165. #ifdef CONFIG_WIN
  4166. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  4167. #else
  4168. .txrx_peer_teardown = NULL,
  4169. #endif
  4170. .txrx_peer_delete = dp_peer_delete_wifi3,
  4171. .txrx_vdev_register = dp_vdev_register_wifi3,
  4172. .txrx_soc_detach = dp_soc_detach_wifi3,
  4173. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  4174. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  4175. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  4176. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  4177. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  4178. .delba_process = dp_delba_process_wifi3,
  4179. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  4180. .flush_cache_rx_queue = NULL,
  4181. /* TODO: get API's for dscp-tid need to be added*/
  4182. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  4183. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  4184. .txrx_stats = dp_txrx_stats,
  4185. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  4186. .display_stats = dp_txrx_dump_stats,
  4187. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  4188. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  4189. #ifdef DP_INTR_POLL_BASED
  4190. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  4191. #else
  4192. .txrx_intr_attach = dp_soc_interrupt_attach,
  4193. #endif
  4194. .txrx_intr_detach = dp_soc_interrupt_detach,
  4195. .set_pn_check = dp_set_pn_check_wifi3,
  4196. /* TODO: Add other functions */
  4197. };
  4198. static struct cdp_ctrl_ops dp_ops_ctrl = {
  4199. .txrx_peer_authorize = dp_peer_authorize,
  4200. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  4201. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  4202. #ifdef MESH_MODE_SUPPORT
  4203. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  4204. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  4205. #endif
  4206. .txrx_set_vdev_param = dp_set_vdev_param,
  4207. .txrx_peer_set_nawds = dp_peer_set_nawds,
  4208. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  4209. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  4210. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  4211. .txrx_update_filter_neighbour_peers =
  4212. dp_update_filter_neighbour_peers,
  4213. /* TODO: Add other functions */
  4214. .txrx_wdi_event_sub = dp_wdi_event_sub,
  4215. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  4216. };
  4217. static struct cdp_me_ops dp_ops_me = {
  4218. #ifdef ATH_SUPPORT_IQUE
  4219. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  4220. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  4221. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  4222. #endif
  4223. };
  4224. static struct cdp_mon_ops dp_ops_mon = {
  4225. .txrx_monitor_set_filter_ucast_data = NULL,
  4226. .txrx_monitor_set_filter_mcast_data = NULL,
  4227. .txrx_monitor_set_filter_non_data = NULL,
  4228. .txrx_monitor_get_filter_ucast_data = NULL,
  4229. .txrx_monitor_get_filter_mcast_data = NULL,
  4230. .txrx_monitor_get_filter_non_data = NULL,
  4231. .txrx_reset_monitor_mode = NULL,
  4232. };
  4233. static struct cdp_host_stats_ops dp_ops_host_stats = {
  4234. .txrx_per_peer_stats = dp_get_host_peer_stats,
  4235. .get_fw_peer_stats = dp_get_fw_peer_stats,
  4236. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  4237. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  4238. /* TODO */
  4239. };
  4240. static struct cdp_raw_ops dp_ops_raw = {
  4241. /* TODO */
  4242. };
  4243. #ifdef CONFIG_WIN
  4244. static struct cdp_pflow_ops dp_ops_pflow = {
  4245. /* TODO */
  4246. };
  4247. #endif /* CONFIG_WIN */
  4248. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  4249. {
  4250. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4251. struct dp_soc *soc = pdev->soc;
  4252. if (soc->intr_mode == DP_INTR_POLL)
  4253. qdf_timer_stop(&soc->int_timer);
  4254. return QDF_STATUS_SUCCESS;
  4255. }
  4256. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  4257. {
  4258. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4259. struct dp_soc *soc = pdev->soc;
  4260. if (soc->intr_mode == DP_INTR_POLL)
  4261. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  4262. return QDF_STATUS_SUCCESS;
  4263. }
  4264. #ifndef CONFIG_WIN
  4265. static struct cdp_misc_ops dp_ops_misc = {
  4266. .get_opmode = dp_get_opmode,
  4267. #ifdef FEATURE_RUNTIME_PM
  4268. .runtime_suspend = dp_bus_suspend,
  4269. .runtime_resume = dp_bus_resume,
  4270. #endif
  4271. };
  4272. static struct cdp_flowctl_ops dp_ops_flowctl = {
  4273. /* WIFI 3.0 DP implement as required. */
  4274. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4275. .register_pause_cb = dp_txrx_register_pause_cb,
  4276. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  4277. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  4278. };
  4279. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  4280. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4281. };
  4282. #ifdef IPA_OFFLOAD
  4283. static struct cdp_ipa_ops dp_ops_ipa = {
  4284. .ipa_get_resource = dp_ipa_get_resource,
  4285. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  4286. .ipa_op_response = dp_ipa_op_response,
  4287. .ipa_register_op_cb = dp_ipa_register_op_cb,
  4288. .ipa_get_stat = dp_ipa_get_stat,
  4289. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  4290. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  4291. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  4292. .ipa_setup = dp_ipa_setup,
  4293. .ipa_cleanup = dp_ipa_cleanup,
  4294. .ipa_setup_iface = dp_ipa_setup_iface,
  4295. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  4296. .ipa_enable_pipes = dp_ipa_enable_pipes,
  4297. .ipa_disable_pipes = dp_ipa_disable_pipes,
  4298. .ipa_set_perf_level = dp_ipa_set_perf_level
  4299. };
  4300. #endif
  4301. static struct cdp_bus_ops dp_ops_bus = {
  4302. .bus_suspend = dp_bus_suspend,
  4303. .bus_resume = dp_bus_resume
  4304. };
  4305. static struct cdp_ocb_ops dp_ops_ocb = {
  4306. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4307. };
  4308. static struct cdp_throttle_ops dp_ops_throttle = {
  4309. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4310. };
  4311. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  4312. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4313. };
  4314. static struct cdp_cfg_ops dp_ops_cfg = {
  4315. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4316. };
  4317. static struct cdp_peer_ops dp_ops_peer = {
  4318. .register_peer = dp_register_peer,
  4319. .clear_peer = dp_clear_peer,
  4320. .find_peer_by_addr = dp_find_peer_by_addr,
  4321. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  4322. .local_peer_id = dp_local_peer_id,
  4323. .peer_find_by_local_id = dp_peer_find_by_local_id,
  4324. .peer_state_update = dp_peer_state_update,
  4325. .get_vdevid = dp_get_vdevid,
  4326. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  4327. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  4328. .get_vdev_for_peer = dp_get_vdev_for_peer,
  4329. .get_peer_state = dp_get_peer_state,
  4330. .last_assoc_received = dp_get_last_assoc_received,
  4331. .last_disassoc_received = dp_get_last_disassoc_received,
  4332. .last_deauth_received = dp_get_last_deauth_received,
  4333. };
  4334. #endif
  4335. static struct cdp_ops dp_txrx_ops = {
  4336. .cmn_drv_ops = &dp_ops_cmn,
  4337. .ctrl_ops = &dp_ops_ctrl,
  4338. .me_ops = &dp_ops_me,
  4339. .mon_ops = &dp_ops_mon,
  4340. .host_stats_ops = &dp_ops_host_stats,
  4341. .wds_ops = &dp_ops_wds,
  4342. .raw_ops = &dp_ops_raw,
  4343. #ifdef CONFIG_WIN
  4344. .pflow_ops = &dp_ops_pflow,
  4345. #endif /* CONFIG_WIN */
  4346. #ifndef CONFIG_WIN
  4347. .misc_ops = &dp_ops_misc,
  4348. .cfg_ops = &dp_ops_cfg,
  4349. .flowctl_ops = &dp_ops_flowctl,
  4350. .l_flowctl_ops = &dp_ops_l_flowctl,
  4351. #ifdef IPA_OFFLOAD
  4352. .ipa_ops = &dp_ops_ipa,
  4353. #endif
  4354. .bus_ops = &dp_ops_bus,
  4355. .ocb_ops = &dp_ops_ocb,
  4356. .peer_ops = &dp_ops_peer,
  4357. .throttle_ops = &dp_ops_throttle,
  4358. .mob_stats_ops = &dp_ops_mob_stats,
  4359. #endif
  4360. };
  4361. /*
  4362. * dp_soc_set_txrx_ring_map()
  4363. * @dp_soc: DP handler for soc
  4364. *
  4365. * Return: Void
  4366. */
  4367. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  4368. {
  4369. uint32_t i;
  4370. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  4371. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  4372. }
  4373. }
  4374. /*
  4375. * dp_soc_attach_wifi3() - Attach txrx SOC
  4376. * @osif_soc: Opaque SOC handle from OSIF/HDD
  4377. * @htc_handle: Opaque HTC handle
  4378. * @hif_handle: Opaque HIF handle
  4379. * @qdf_osdev: QDF device
  4380. *
  4381. * Return: DP SOC handle on success, NULL on failure
  4382. */
  4383. /*
  4384. * Local prototype added to temporarily address warning caused by
  4385. * -Wmissing-prototypes. A more correct solution, namely to expose
  4386. * a prototype in an appropriate header file, will come later.
  4387. */
  4388. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  4389. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  4390. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc);
  4391. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  4392. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  4393. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc)
  4394. {
  4395. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  4396. if (!soc) {
  4397. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4398. FL("DP SOC memory allocation failed"));
  4399. goto fail0;
  4400. }
  4401. soc->cdp_soc.ops = &dp_txrx_ops;
  4402. soc->cdp_soc.ol_ops = ol_ops;
  4403. soc->osif_soc = osif_soc;
  4404. soc->osdev = qdf_osdev;
  4405. soc->hif_handle = hif_handle;
  4406. soc->psoc = psoc;
  4407. soc->hal_soc = hif_get_hal_handle(hif_handle);
  4408. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  4409. soc->hal_soc, qdf_osdev);
  4410. if (!soc->htt_handle) {
  4411. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4412. FL("HTT attach failed"));
  4413. goto fail1;
  4414. }
  4415. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  4416. if (!soc->wlan_cfg_ctx) {
  4417. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4418. FL("wlan_cfg_soc_attach failed"));
  4419. goto fail2;
  4420. }
  4421. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  4422. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc,
  4423. CDP_CFG_MAX_PEER_ID);
  4424. if (ret != -EINVAL) {
  4425. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  4426. }
  4427. }
  4428. qdf_spinlock_create(&soc->peer_ref_mutex);
  4429. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  4430. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  4431. /* fill the tx/rx cpu ring map*/
  4432. dp_soc_set_txrx_ring_map(soc);
  4433. return (void *)soc;
  4434. fail2:
  4435. htt_soc_detach(soc->htt_handle);
  4436. fail1:
  4437. qdf_mem_free(soc);
  4438. fail0:
  4439. return NULL;
  4440. }
  4441. #if defined(CONFIG_WIN) && WDI_EVENT_ENABLE
  4442. /*
  4443. * dp_set_pktlog_wifi3() - attach txrx vdev
  4444. * @pdev: Datapath PDEV handle
  4445. * @event: which event's notifications are being subscribed to
  4446. * @enable: WDI event subscribe or not. (True or False)
  4447. *
  4448. * Return: Success, NULL on failure
  4449. */
  4450. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  4451. bool enable)
  4452. {
  4453. struct dp_soc *soc = pdev->soc;
  4454. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  4455. if (enable) {
  4456. switch (event) {
  4457. case WDI_EVENT_RX_DESC:
  4458. if (pdev->monitor_vdev) {
  4459. /* Nothing needs to be done if monitor mode is
  4460. * enabled
  4461. */
  4462. return 0;
  4463. }
  4464. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  4465. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  4466. htt_tlv_filter.mpdu_start = 1;
  4467. htt_tlv_filter.msdu_start = 1;
  4468. htt_tlv_filter.msdu_end = 1;
  4469. htt_tlv_filter.mpdu_end = 1;
  4470. htt_tlv_filter.packet_header = 1;
  4471. htt_tlv_filter.attention = 1;
  4472. htt_tlv_filter.ppdu_start = 1;
  4473. htt_tlv_filter.ppdu_end = 1;
  4474. htt_tlv_filter.ppdu_end_user_stats = 1;
  4475. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4476. htt_tlv_filter.ppdu_end_status_done = 1;
  4477. htt_tlv_filter.enable_fp = 1;
  4478. htt_h2t_rx_ring_cfg(soc->htt_handle,
  4479. pdev->pdev_id,
  4480. pdev->rxdma_mon_status_ring.hal_srng,
  4481. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4482. &htt_tlv_filter);
  4483. }
  4484. break;
  4485. case WDI_EVENT_LITE_RX:
  4486. if (pdev->monitor_vdev) {
  4487. /* Nothing needs to be done if monitor mode is
  4488. * enabled
  4489. */
  4490. return 0;
  4491. }
  4492. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  4493. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  4494. htt_tlv_filter.ppdu_start = 1;
  4495. htt_tlv_filter.ppdu_end = 1;
  4496. htt_tlv_filter.ppdu_end_user_stats = 1;
  4497. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4498. htt_tlv_filter.ppdu_end_status_done = 1;
  4499. htt_tlv_filter.enable_fp = 1;
  4500. htt_h2t_rx_ring_cfg(soc->htt_handle,
  4501. pdev->pdev_id,
  4502. pdev->rxdma_mon_status_ring.hal_srng,
  4503. RXDMA_MONITOR_STATUS,
  4504. RX_BUFFER_SIZE_PKTLOG_LITE,
  4505. &htt_tlv_filter);
  4506. }
  4507. break;
  4508. case WDI_EVENT_LITE_T2H:
  4509. if (pdev->monitor_vdev) {
  4510. /* Nothing needs to be done if monitor mode is
  4511. * enabled
  4512. */
  4513. return 0;
  4514. }
  4515. /* To enable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  4516. * passing value 0xffff. Once these macros will define in htt
  4517. * header file will use proper macros
  4518. */
  4519. dp_h2t_cfg_stats_msg_send(pdev, 0xffff);
  4520. break;
  4521. default:
  4522. /* Nothing needs to be done for other pktlog types */
  4523. break;
  4524. }
  4525. } else {
  4526. switch (event) {
  4527. case WDI_EVENT_RX_DESC:
  4528. case WDI_EVENT_LITE_RX:
  4529. if (pdev->monitor_vdev) {
  4530. /* Nothing needs to be done if monitor mode is
  4531. * enabled
  4532. */
  4533. return 0;
  4534. }
  4535. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  4536. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  4537. /* htt_tlv_filter is initialized to 0 */
  4538. htt_h2t_rx_ring_cfg(soc->htt_handle,
  4539. pdev->pdev_id,
  4540. pdev->rxdma_mon_status_ring.hal_srng,
  4541. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4542. &htt_tlv_filter);
  4543. }
  4544. break;
  4545. case WDI_EVENT_LITE_T2H:
  4546. if (pdev->monitor_vdev) {
  4547. /* Nothing needs to be done if monitor mode is
  4548. * enabled
  4549. */
  4550. return 0;
  4551. }
  4552. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  4553. * passing value 0. Once these macros will define in htt
  4554. * header file will use proper macros
  4555. */
  4556. dp_h2t_cfg_stats_msg_send(pdev, 0);
  4557. break;
  4558. default:
  4559. /* Nothing needs to be done for other pktlog types */
  4560. break;
  4561. }
  4562. }
  4563. return 0;
  4564. }
  4565. #endif