dp_rx.c 38 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "hal_rx.h"
  22. #include "hal_api.h"
  23. #include "qdf_nbuf.h"
  24. #include <ieee80211.h>
  25. #ifdef MESH_MODE_SUPPORT
  26. #include "if_meta_hdr.h"
  27. #endif
  28. #include "dp_internal.h"
  29. #include "dp_rx_mon.h"
  30. #ifdef RX_DESC_DEBUG_CHECK
  31. static inline void dp_rx_desc_prep(struct dp_rx_desc *rx_desc, qdf_nbuf_t nbuf)
  32. {
  33. rx_desc->magic = DP_RX_DESC_MAGIC;
  34. rx_desc->nbuf = nbuf;
  35. }
  36. #else
  37. static inline void dp_rx_desc_prep(struct dp_rx_desc *rx_desc, qdf_nbuf_t nbuf)
  38. {
  39. rx_desc->nbuf = nbuf;
  40. }
  41. #endif
  42. /*
  43. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  44. * called during dp rx initialization
  45. * and at the end of dp_rx_process.
  46. *
  47. * @soc: core txrx main context
  48. * @mac_id: mac_id which is one of 3 mac_ids
  49. * @dp_rxdma_srng: dp rxdma circular ring
  50. * @rx_desc_pool: Poiter to free Rx descriptor pool
  51. * @num_req_buffers: number of buffer to be replenished
  52. * @desc_list: list of descs if called from dp_rx_process
  53. * or NULL during dp rx initialization or out of buffer
  54. * interrupt.
  55. * @tail: tail of descs list
  56. * @owner: who owns the nbuf (host, NSS etc...)
  57. * Return: return success or failure
  58. */
  59. QDF_STATUS dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  60. struct dp_srng *dp_rxdma_srng,
  61. struct rx_desc_pool *rx_desc_pool,
  62. uint32_t num_req_buffers,
  63. union dp_rx_desc_list_elem_t **desc_list,
  64. union dp_rx_desc_list_elem_t **tail,
  65. uint8_t owner)
  66. {
  67. uint32_t num_alloc_desc;
  68. uint16_t num_desc_to_free = 0;
  69. struct dp_pdev *dp_pdev = dp_soc->pdev_list[mac_id];
  70. uint32_t num_entries_avail;
  71. uint32_t count;
  72. int sync_hw_ptr = 1;
  73. qdf_dma_addr_t paddr;
  74. qdf_nbuf_t rx_netbuf;
  75. void *rxdma_ring_entry;
  76. union dp_rx_desc_list_elem_t *next;
  77. QDF_STATUS ret;
  78. void *rxdma_srng;
  79. rxdma_srng = dp_rxdma_srng->hal_srng;
  80. if (!rxdma_srng) {
  81. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  82. "rxdma srng not initialized");
  83. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  84. return QDF_STATUS_E_FAILURE;
  85. }
  86. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  87. "requested %d buffers for replenish", num_req_buffers);
  88. /*
  89. * if desc_list is NULL, allocate the descs from freelist
  90. */
  91. if (!(*desc_list)) {
  92. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  93. rx_desc_pool,
  94. num_req_buffers,
  95. desc_list,
  96. tail);
  97. if (!num_alloc_desc) {
  98. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  99. "no free rx_descs in freelist");
  100. DP_STATS_INC(dp_pdev, err.desc_alloc_fail,
  101. num_req_buffers);
  102. return QDF_STATUS_E_NOMEM;
  103. }
  104. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  105. "%d rx desc allocated", num_alloc_desc);
  106. num_req_buffers = num_alloc_desc;
  107. }
  108. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  109. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  110. rxdma_srng,
  111. sync_hw_ptr);
  112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  113. "no of availble entries in rxdma ring: %d",
  114. num_entries_avail);
  115. if (num_entries_avail < num_req_buffers) {
  116. num_desc_to_free = num_req_buffers - num_entries_avail;
  117. num_req_buffers = num_entries_avail;
  118. }
  119. count = 0;
  120. while (count < num_req_buffers) {
  121. rx_netbuf = qdf_nbuf_alloc(dp_pdev->osif_pdev,
  122. RX_BUFFER_SIZE,
  123. RX_BUFFER_RESERVATION,
  124. RX_BUFFER_ALIGNMENT,
  125. FALSE);
  126. if (rx_netbuf == NULL) {
  127. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  128. continue;
  129. }
  130. ret = qdf_nbuf_map_single(dp_soc->osdev, rx_netbuf,
  131. QDF_DMA_BIDIRECTIONAL);
  132. if (ret == QDF_STATUS_E_FAILURE) {
  133. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  134. continue;
  135. }
  136. paddr = qdf_nbuf_get_frag_paddr(rx_netbuf, 0);
  137. /*
  138. * check if the physical address of nbuf->data is
  139. * less then 0x50000000 then free the nbuf and try
  140. * allocating new nbuf. We can try for 100 times.
  141. * this is a temp WAR till we fix it properly.
  142. */
  143. ret = check_x86_paddr(dp_soc, &rx_netbuf, &paddr, dp_pdev);
  144. if (ret == QDF_STATUS_E_FAILURE) {
  145. DP_STATS_INC(dp_pdev, replenish.x86_fail, 1);
  146. break;
  147. }
  148. count++;
  149. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  150. rxdma_srng);
  151. next = (*desc_list)->next;
  152. dp_rx_desc_prep(&((*desc_list)->rx_desc), rx_netbuf);
  153. (*desc_list)->rx_desc.in_use = 1;
  154. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  155. "rx_netbuf=%p, buf=%p, paddr=0x%llx, cookie=%d\n",
  156. rx_netbuf, qdf_nbuf_data(rx_netbuf),
  157. (unsigned long long)paddr, (*desc_list)->rx_desc.cookie);
  158. hal_rxdma_buff_addr_info_set(rxdma_ring_entry, paddr,
  159. (*desc_list)->rx_desc.cookie,
  160. owner);
  161. *desc_list = next;
  162. }
  163. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  164. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  165. "successfully replenished %d buffers", num_req_buffers);
  166. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  167. "%d rx desc added back to free list", num_desc_to_free);
  168. DP_STATS_INC(dp_pdev, buf_freelist, num_desc_to_free);
  169. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, num_req_buffers,
  170. (RX_BUFFER_SIZE * num_req_buffers));
  171. /*
  172. * add any available free desc back to the free list
  173. */
  174. if (*desc_list)
  175. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  176. mac_id, rx_desc_pool);
  177. return QDF_STATUS_SUCCESS;
  178. }
  179. /*
  180. * dp_rx_deliver_raw() - process RAW mode pkts and hand over the
  181. * pkts to RAW mode simulation to
  182. * decapsulate the pkt.
  183. *
  184. * @vdev: vdev on which RAW mode is enabled
  185. * @nbuf_list: list of RAW pkts to process
  186. *
  187. * Return: void
  188. */
  189. void
  190. dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list)
  191. {
  192. qdf_nbuf_t deliver_list_head = NULL;
  193. qdf_nbuf_t deliver_list_tail = NULL;
  194. qdf_nbuf_t nbuf;
  195. nbuf = nbuf_list;
  196. while (nbuf) {
  197. qdf_nbuf_t next = qdf_nbuf_next(nbuf);
  198. DP_RX_LIST_APPEND(deliver_list_head, deliver_list_tail, nbuf);
  199. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  200. /*
  201. * reset the chfrag_start and chfrag_end bits in nbuf cb
  202. * as this is a non-amsdu pkt and RAW mode simulation expects
  203. * these bit s to be 0 for non-amsdu pkt.
  204. */
  205. if (qdf_nbuf_is_chfrag_start(nbuf) &&
  206. qdf_nbuf_is_chfrag_end(nbuf)) {
  207. qdf_nbuf_set_chfrag_start(nbuf, 0);
  208. qdf_nbuf_set_chfrag_end(nbuf, 0);
  209. }
  210. nbuf = next;
  211. }
  212. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &deliver_list_head,
  213. &deliver_list_tail);
  214. vdev->osif_rx(vdev->osif_vdev, deliver_list_head);
  215. }
  216. #ifdef DP_LFR
  217. /*
  218. * In case of LFR, data of a new peer might be sent up
  219. * even before peer is added.
  220. */
  221. static inline struct dp_vdev *
  222. dp_get_vdev_from_peer(struct dp_soc *soc,
  223. uint16_t peer_id,
  224. struct dp_peer *peer,
  225. struct hal_rx_mpdu_desc_info mpdu_desc_info)
  226. {
  227. struct dp_vdev *vdev;
  228. uint8_t vdev_id;
  229. if (unlikely(!peer)) {
  230. if (peer_id != HTT_INVALID_PEER) {
  231. vdev_id = DP_PEER_METADATA_ID_GET(
  232. mpdu_desc_info.peer_meta_data);
  233. QDF_TRACE(QDF_MODULE_ID_DP,
  234. QDF_TRACE_LEVEL_ERROR,
  235. FL("PeerID %d not found use vdevID %d"),
  236. peer_id, vdev_id);
  237. vdev = dp_get_vdev_from_soc_vdev_id_wifi3(soc,
  238. vdev_id);
  239. } else {
  240. QDF_TRACE(QDF_MODULE_ID_DP,
  241. QDF_TRACE_LEVEL_ERROR,
  242. FL("Invalid PeerID %d"),
  243. peer_id);
  244. return NULL;
  245. }
  246. } else {
  247. vdev = peer->vdev;
  248. }
  249. return vdev;
  250. }
  251. #else
  252. static inline struct dp_vdev *
  253. dp_get_vdev_from_peer(struct dp_soc *soc,
  254. uint16_t peer_id,
  255. struct dp_peer *peer,
  256. struct hal_rx_mpdu_desc_info mpdu_desc_info)
  257. {
  258. if (unlikely(!peer)) {
  259. QDF_TRACE(QDF_MODULE_ID_DP,
  260. QDF_TRACE_LEVEL_ERROR,
  261. FL("Peer not found for peerID %d"),
  262. peer_id);
  263. return NULL;
  264. } else {
  265. return peer->vdev;
  266. }
  267. }
  268. #endif
  269. /**
  270. * dp_rx_intrabss_fwd() - Implements the Intra-BSS forwarding logic
  271. *
  272. * @soc: core txrx main context
  273. * @sa_peer : source peer entry
  274. * @rx_tlv_hdr : start address of rx tlvs
  275. * @nbuf : nbuf that has to be intrabss forwarded
  276. *
  277. * Return: bool: true if it is forwarded else false
  278. */
  279. static bool
  280. dp_rx_intrabss_fwd(struct dp_soc *soc,
  281. struct dp_peer *sa_peer,
  282. uint8_t *rx_tlv_hdr,
  283. qdf_nbuf_t nbuf)
  284. {
  285. uint16_t da_idx;
  286. uint16_t len;
  287. struct dp_peer *da_peer;
  288. struct dp_ast_entry *ast_entry;
  289. qdf_nbuf_t nbuf_copy;
  290. /* check if the destination peer is available in peer table
  291. * and also check if the source peer and destination peer
  292. * belong to the same vap and destination peer is not bss peer.
  293. */
  294. if ((hal_rx_msdu_end_da_is_valid_get(rx_tlv_hdr) &&
  295. !hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  296. da_idx = hal_rx_msdu_end_da_idx_get(rx_tlv_hdr);
  297. ast_entry = soc->ast_table[da_idx];
  298. if (!ast_entry)
  299. return false;
  300. da_peer = ast_entry->peer;
  301. if (!da_peer)
  302. return false;
  303. if (da_peer->vdev == sa_peer->vdev && !da_peer->bss_peer) {
  304. memset(nbuf->cb, 0x0, sizeof(nbuf->cb));
  305. len = qdf_nbuf_len(nbuf);
  306. qdf_nbuf_set_ftype(nbuf, CB_FTYPE_INTRABSS_FWD);
  307. if (!dp_tx_send(sa_peer->vdev, nbuf)) {
  308. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.pkts,
  309. 1, len);
  310. return true;
  311. } else {
  312. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.fail, 1,
  313. len);
  314. return false;
  315. }
  316. }
  317. }
  318. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  319. * source, then clone the pkt and send the cloned pkt for
  320. * intra BSS forwarding and original pkt up the network stack
  321. * Note: how do we handle multicast pkts. do we forward
  322. * all multicast pkts as is or let a higher layer module
  323. * like igmpsnoop decide whether to forward or not with
  324. * Mcast enhancement.
  325. */
  326. else if (qdf_unlikely((hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr) &&
  327. !sa_peer->bss_peer))) {
  328. nbuf_copy = qdf_nbuf_copy(nbuf);
  329. if (!nbuf_copy)
  330. return false;
  331. memset(nbuf_copy->cb, 0x0, sizeof(nbuf_copy->cb));
  332. len = qdf_nbuf_len(nbuf_copy);
  333. qdf_nbuf_set_ftype(nbuf_copy, CB_FTYPE_INTRABSS_FWD);
  334. if (dp_tx_send(sa_peer->vdev, nbuf_copy)) {
  335. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.fail, 1, len);
  336. qdf_nbuf_free(nbuf_copy);
  337. } else
  338. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.pkts, 1, len);
  339. }
  340. /* return false as we have to still send the original pkt
  341. * up the stack
  342. */
  343. return false;
  344. }
  345. #ifdef MESH_MODE_SUPPORT
  346. /**
  347. * dp_rx_fill_mesh_stats() - Fills the mesh per packet receive stats
  348. *
  349. * @vdev: DP Virtual device handle
  350. * @nbuf: Buffer pointer
  351. * @rx_tlv_hdr: start of rx tlv header
  352. *
  353. * This function allocated memory for mesh receive stats and fill the
  354. * required stats. Stores the memory address in skb cb.
  355. *
  356. * Return: void
  357. */
  358. static
  359. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  360. uint8_t *rx_tlv_hdr)
  361. {
  362. struct mesh_recv_hdr_s *rx_info = NULL;
  363. uint32_t pkt_type;
  364. uint32_t nss;
  365. uint32_t rate_mcs;
  366. /* fill recv mesh stats */
  367. rx_info = qdf_mem_malloc(sizeof(struct mesh_recv_hdr_s));
  368. /* upper layers are resposible to free this memory */
  369. if (rx_info == NULL) {
  370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  371. "Memory allocation failed for mesh rx stats");
  372. DP_STATS_INC(vdev->pdev, mesh_mem_alloc, 1);
  373. return;
  374. }
  375. if (qdf_nbuf_is_chfrag_start(nbuf))
  376. rx_info->rs_flags |= MESH_RX_FIRST_MSDU;
  377. if (qdf_nbuf_is_chfrag_end(nbuf))
  378. rx_info->rs_flags |= MESH_RX_LAST_MSDU;
  379. if (hal_rx_attn_msdu_get_is_decrypted(rx_tlv_hdr)) {
  380. rx_info->rs_flags |= MESH_RX_DECRYPTED;
  381. rx_info->rs_keyix = hal_rx_msdu_get_keyid(rx_tlv_hdr);
  382. rx_info->rs_flags |= MESH_KEY_NOTFILLED;
  383. }
  384. rx_info->rs_rssi = hal_rx_msdu_start_get_rssi(rx_tlv_hdr);
  385. rx_info->rs_channel = hal_rx_msdu_start_get_freq(rx_tlv_hdr);
  386. pkt_type = hal_rx_msdu_start_get_pkt_type(rx_tlv_hdr);
  387. rate_mcs = hal_rx_msdu_start_rate_mcs_get(rx_tlv_hdr);
  388. nss = hal_rx_msdu_start_nss_get(rx_tlv_hdr);
  389. rx_info->rs_ratephy1 = rate_mcs | (nss << 0x4) | (pkt_type << 6);
  390. qdf_nbuf_set_fctx_type(nbuf, (void *)rx_info, CB_FTYPE_MESH_RX_INFO);
  391. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  392. FL("Mesh rx stats: flags %x, rssi %x, chn %x, rate %x, kix %x"),
  393. rx_info->rs_flags,
  394. rx_info->rs_rssi,
  395. rx_info->rs_channel,
  396. rx_info->rs_ratephy1,
  397. rx_info->rs_keyix);
  398. }
  399. /**
  400. * dp_rx_fill_mesh_stats() - Filters mesh unwanted packets
  401. *
  402. * @vdev: DP Virtual device handle
  403. * @nbuf: Buffer pointer
  404. * @rx_tlv_hdr: start of rx tlv header
  405. *
  406. * This checks if the received packet is matching any filter out
  407. * catogery and and drop the packet if it matches.
  408. *
  409. * Return: status(0 indicates drop, 1 indicate to no drop)
  410. */
  411. static inline
  412. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  413. uint8_t *rx_tlv_hdr)
  414. {
  415. union dp_align_mac_addr mac_addr;
  416. if (qdf_unlikely(vdev->mesh_rx_filter)) {
  417. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_FROMDS)
  418. if (hal_rx_mpdu_get_fr_ds(rx_tlv_hdr))
  419. return QDF_STATUS_SUCCESS;
  420. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TODS)
  421. if (hal_rx_mpdu_get_to_ds(rx_tlv_hdr))
  422. return QDF_STATUS_SUCCESS;
  423. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_NODS)
  424. if (!hal_rx_mpdu_get_fr_ds(rx_tlv_hdr)
  425. && !hal_rx_mpdu_get_to_ds(rx_tlv_hdr))
  426. return QDF_STATUS_SUCCESS;
  427. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_RA) {
  428. if (hal_rx_mpdu_get_addr1(rx_tlv_hdr,
  429. &mac_addr.raw[0]))
  430. return QDF_STATUS_E_FAILURE;
  431. if (!qdf_mem_cmp(&mac_addr.raw[0],
  432. &vdev->mac_addr.raw[0],
  433. DP_MAC_ADDR_LEN))
  434. return QDF_STATUS_SUCCESS;
  435. }
  436. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TA) {
  437. if (hal_rx_mpdu_get_addr2(rx_tlv_hdr,
  438. &mac_addr.raw[0]))
  439. return QDF_STATUS_E_FAILURE;
  440. if (!qdf_mem_cmp(&mac_addr.raw[0],
  441. &vdev->mac_addr.raw[0],
  442. DP_MAC_ADDR_LEN))
  443. return QDF_STATUS_SUCCESS;
  444. }
  445. }
  446. return QDF_STATUS_E_FAILURE;
  447. }
  448. #else
  449. static
  450. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  451. uint8_t *rx_tlv_hdr)
  452. {
  453. }
  454. static inline
  455. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  456. uint8_t *rx_tlv_hdr)
  457. {
  458. return QDF_STATUS_E_FAILURE;
  459. }
  460. #endif
  461. #ifdef CONFIG_WIN
  462. /**
  463. * dp_rx_nac_filter(): Function to perform filtering of non-associated
  464. * clients
  465. * @pdev: DP pdev handle
  466. * @rx_pkt_hdr: Rx packet Header
  467. *
  468. * return: dp_vdev*
  469. */
  470. static
  471. struct dp_vdev *dp_rx_nac_filter(struct dp_pdev *pdev,
  472. uint8_t *rx_pkt_hdr)
  473. {
  474. struct ieee80211_frame *wh;
  475. struct dp_neighbour_peer *peer = NULL;
  476. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  477. if ((wh->i_fc[1] & IEEE80211_FC1_DIR_MASK) != IEEE80211_FC1_DIR_TODS)
  478. return NULL;
  479. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  480. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  481. neighbour_peer_list_elem) {
  482. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  483. wh->i_addr2, DP_MAC_ADDR_LEN) == 0) {
  484. QDF_TRACE(
  485. QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  486. FL("NAC configuration matched for mac-%2x:%2x:%2x:%2x:%2x:%2x"),
  487. peer->neighbour_peers_macaddr.raw[0],
  488. peer->neighbour_peers_macaddr.raw[1],
  489. peer->neighbour_peers_macaddr.raw[2],
  490. peer->neighbour_peers_macaddr.raw[3],
  491. peer->neighbour_peers_macaddr.raw[4],
  492. peer->neighbour_peers_macaddr.raw[5]);
  493. return pdev->monitor_vdev;
  494. }
  495. }
  496. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  497. return NULL;
  498. }
  499. /**
  500. * dp_rx_process_invalid_peer(): Function to pass invalid peer list to umac
  501. * @soc: DP SOC handle
  502. * @mpdu: mpdu for which peer is invalid
  503. *
  504. * return: integer type
  505. */
  506. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu)
  507. {
  508. struct dp_invalid_peer_msg msg;
  509. struct dp_vdev *vdev = NULL;
  510. struct dp_pdev *pdev = NULL;
  511. struct ieee80211_frame *wh;
  512. uint8_t i;
  513. uint8_t *rx_pkt_hdr;
  514. rx_pkt_hdr = hal_rx_pkt_hdr_get(qdf_nbuf_data(mpdu));
  515. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  516. if (!DP_FRAME_IS_DATA(wh)) {
  517. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  518. "NAWDS valid only for data frames");
  519. return 1;
  520. }
  521. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  522. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  523. "Invalid nbuf length");
  524. return 1;
  525. }
  526. for (i = 0; i < MAX_PDEV_CNT; i++) {
  527. pdev = soc->pdev_list[i];
  528. if (!pdev) {
  529. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  530. "PDEV not found");
  531. continue;
  532. }
  533. if (pdev->filter_neighbour_peers) {
  534. /* Next Hop scenario not yet handle */
  535. vdev = dp_rx_nac_filter(pdev, rx_pkt_hdr);
  536. if (vdev) {
  537. dp_rx_mon_deliver(soc, i,
  538. soc->invalid_peer_head_msdu,
  539. soc->invalid_peer_tail_msdu);
  540. return 0;
  541. }
  542. }
  543. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  544. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  545. DP_MAC_ADDR_LEN) == 0) {
  546. goto out;
  547. }
  548. }
  549. }
  550. if (!vdev) {
  551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  552. "VDEV not found");
  553. return 1;
  554. }
  555. out:
  556. msg.wh = wh;
  557. qdf_nbuf_pull_head(mpdu, RX_PKT_TLVS_LEN);
  558. msg.nbuf = mpdu;
  559. msg.vdev_id = vdev->vdev_id;
  560. if (pdev->soc->cdp_soc.ol_ops->rx_invalid_peer)
  561. return pdev->soc->cdp_soc.ol_ops->rx_invalid_peer(
  562. pdev->osif_pdev, &msg);
  563. return 0;
  564. }
  565. #else
  566. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu)
  567. {
  568. return 0;
  569. }
  570. #endif
  571. #if defined(FEATURE_LRO)
  572. static void dp_rx_print_lro_info(uint8_t *rx_tlv)
  573. {
  574. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  575. FL("----------------------RX DESC LRO----------------------\n"));
  576. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  577. FL("lro_eligible 0x%x"), HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_tlv));
  578. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  579. FL("pure_ack 0x%x"), HAL_RX_TLV_GET_TCP_PURE_ACK(rx_tlv));
  580. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  581. FL("chksum 0x%x"), HAL_RX_TLV_GET_TCP_CHKSUM(rx_tlv));
  582. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  583. FL("TCP seq num 0x%x"), HAL_RX_TLV_GET_TCP_SEQ(rx_tlv));
  584. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  585. FL("TCP ack num 0x%x"), HAL_RX_TLV_GET_TCP_ACK(rx_tlv));
  586. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  587. FL("TCP window 0x%x"), HAL_RX_TLV_GET_TCP_WIN(rx_tlv));
  588. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  589. FL("TCP protocol 0x%x"), HAL_RX_TLV_GET_TCP_PROTO(rx_tlv));
  590. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  591. FL("TCP offset 0x%x"), HAL_RX_TLV_GET_TCP_OFFSET(rx_tlv));
  592. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  593. FL("toeplitz 0x%x"), HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_tlv));
  594. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  595. FL("---------------------------------------------------------\n"));
  596. }
  597. /**
  598. * dp_rx_lro() - LRO related processing
  599. * @rx_tlv: TLV data extracted from the rx packet
  600. * @peer: destination peer of the msdu
  601. * @msdu: network buffer
  602. * @ctx: LRO context
  603. *
  604. * This function performs the LRO related processing of the msdu
  605. *
  606. * Return: true: LRO enabled false: LRO is not enabled
  607. */
  608. static void dp_rx_lro(uint8_t *rx_tlv, struct dp_peer *peer,
  609. qdf_nbuf_t msdu, qdf_lro_ctx_t ctx)
  610. {
  611. if (!peer || !peer->vdev || !peer->vdev->lro_enable) {
  612. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  613. FL("no peer, no vdev or LRO disabled"));
  614. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu) = 0;
  615. return;
  616. }
  617. qdf_assert(rx_tlv);
  618. dp_rx_print_lro_info(rx_tlv);
  619. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu) =
  620. HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_tlv);
  621. QDF_NBUF_CB_RX_TCP_PURE_ACK(msdu) =
  622. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_tlv);
  623. QDF_NBUF_CB_RX_TCP_CHKSUM(msdu) =
  624. HAL_RX_TLV_GET_TCP_CHKSUM(rx_tlv);
  625. QDF_NBUF_CB_RX_TCP_SEQ_NUM(msdu) =
  626. HAL_RX_TLV_GET_TCP_SEQ(rx_tlv);
  627. QDF_NBUF_CB_RX_TCP_ACK_NUM(msdu) =
  628. HAL_RX_TLV_GET_TCP_ACK(rx_tlv);
  629. QDF_NBUF_CB_RX_TCP_WIN(msdu) =
  630. HAL_RX_TLV_GET_TCP_WIN(rx_tlv);
  631. QDF_NBUF_CB_RX_TCP_PROTO(msdu) =
  632. HAL_RX_TLV_GET_TCP_PROTO(rx_tlv);
  633. QDF_NBUF_CB_RX_IPV6_PROTO(msdu) =
  634. HAL_RX_TLV_GET_IPV6(rx_tlv);
  635. QDF_NBUF_CB_RX_TCP_OFFSET(msdu) =
  636. HAL_RX_TLV_GET_TCP_OFFSET(rx_tlv);
  637. QDF_NBUF_CB_RX_FLOW_ID_TOEPLITZ(msdu) =
  638. HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_tlv);
  639. QDF_NBUF_CB_RX_LRO_CTX(msdu) = (unsigned char *)ctx;
  640. }
  641. #else
  642. static void dp_rx_lro(uint8_t *rx_tlv, struct dp_peer *peer,
  643. qdf_nbuf_t msdu, qdf_lro_ctx_t ctx)
  644. {
  645. }
  646. #endif
  647. static inline void dp_rx_adjust_nbuf_len(qdf_nbuf_t nbuf, uint16_t *mpdu_len)
  648. {
  649. if (*mpdu_len >= (RX_BUFFER_SIZE - RX_PKT_TLVS_LEN))
  650. qdf_nbuf_set_pktlen(nbuf, RX_BUFFER_SIZE);
  651. else
  652. qdf_nbuf_set_pktlen(nbuf, (*mpdu_len + RX_PKT_TLVS_LEN));
  653. *mpdu_len -= (RX_BUFFER_SIZE - RX_PKT_TLVS_LEN);
  654. }
  655. /**
  656. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  657. * multiple nbufs.
  658. * @nbuf: nbuf which can may be part of frag_list.
  659. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  660. * @mpdu_len: mpdu length.
  661. * @is_first_frag: is this the first nbuf in the fragmented MSDU.
  662. * @frag_list_len: length of all the fragments combined.
  663. * @head_frag_nbuf: parent nbuf
  664. * @frag_list_head: pointer to the first nbuf in the frag_list.
  665. * @frag_list_tail: pointer to the last nbuf in the frag_list.
  666. *
  667. * This function implements the creation of RX frag_list for cases
  668. * where an MSDU is spread across multiple nbufs.
  669. *
  670. */
  671. void dp_rx_sg_create(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  672. uint16_t *mpdu_len, bool *is_first_frag,
  673. uint16_t *frag_list_len, qdf_nbuf_t *head_frag_nbuf,
  674. qdf_nbuf_t *frag_list_head, qdf_nbuf_t *frag_list_tail)
  675. {
  676. if (qdf_unlikely(qdf_nbuf_is_chfrag_cont(nbuf))) {
  677. if (!(*is_first_frag)) {
  678. *is_first_frag = 1;
  679. qdf_nbuf_set_chfrag_start(nbuf, 1);
  680. *mpdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  681. dp_rx_adjust_nbuf_len(nbuf, mpdu_len);
  682. *head_frag_nbuf = nbuf;
  683. } else {
  684. dp_rx_adjust_nbuf_len(nbuf, mpdu_len);
  685. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  686. *frag_list_len += qdf_nbuf_len(nbuf);
  687. DP_RX_LIST_APPEND(*frag_list_head,
  688. *frag_list_tail,
  689. nbuf);
  690. }
  691. } else {
  692. if (qdf_unlikely(*is_first_frag)) {
  693. qdf_nbuf_set_chfrag_start(nbuf, 0);
  694. dp_rx_adjust_nbuf_len(nbuf, mpdu_len);
  695. qdf_nbuf_pull_head(nbuf,
  696. RX_PKT_TLVS_LEN);
  697. *frag_list_len += qdf_nbuf_len(nbuf);
  698. DP_RX_LIST_APPEND(*frag_list_head,
  699. *frag_list_tail,
  700. nbuf);
  701. qdf_nbuf_append_ext_list(*head_frag_nbuf,
  702. *frag_list_head,
  703. *frag_list_len);
  704. *is_first_frag = 0;
  705. return;
  706. }
  707. *head_frag_nbuf = nbuf;
  708. }
  709. }
  710. /**
  711. * dp_rx_process() - Brain of the Rx processing functionality
  712. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  713. * @soc: core txrx main context
  714. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  715. * @quota: No. of units (packets) that can be serviced in one shot.
  716. *
  717. * This function implements the core of Rx functionality. This is
  718. * expected to handle only non-error frames.
  719. *
  720. * Return: uint32_t: No. of elements processed
  721. */
  722. uint32_t
  723. dp_rx_process(struct dp_intr *int_ctx, void *hal_ring, uint32_t quota)
  724. {
  725. void *hal_soc;
  726. void *ring_desc;
  727. struct dp_rx_desc *rx_desc = NULL;
  728. qdf_nbuf_t nbuf;
  729. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  730. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  731. uint32_t rx_bufs_used = 0, rx_buf_cookie, l2_hdr_offset;
  732. uint16_t msdu_len;
  733. uint16_t peer_id;
  734. struct dp_peer *peer = NULL;
  735. struct dp_vdev *vdev = NULL;
  736. struct dp_vdev *vdev_list[WLAN_UMAC_PSOC_MAX_VDEVS] = { NULL };
  737. uint32_t pkt_len;
  738. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  739. struct hal_rx_msdu_desc_info msdu_desc_info;
  740. enum hal_reo_error_status error;
  741. static uint32_t peer_mdata;
  742. uint8_t *rx_tlv_hdr;
  743. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  744. uint32_t sgi, mcs, tid, nss, bw, reception_type, pkt_type;
  745. uint64_t vdev_map = 0;
  746. uint8_t mac_id;
  747. uint16_t i, vdev_cnt = 0;
  748. uint32_t ampdu_flag, amsdu_flag;
  749. struct ether_header *eh;
  750. struct dp_pdev *pdev;
  751. struct dp_srng *dp_rxdma_srng;
  752. struct rx_desc_pool *rx_desc_pool;
  753. struct dp_soc *soc = int_ctx->soc;
  754. uint8_t ring_id;
  755. uint8_t core_id;
  756. bool is_first_frag = 0;
  757. uint16_t mpdu_len = 0;
  758. qdf_nbuf_t head_frag_nbuf = NULL;
  759. qdf_nbuf_t frag_list_head = NULL;
  760. qdf_nbuf_t frag_list_tail = NULL;
  761. uint16_t frag_list_len = 0;
  762. DP_HIST_INIT();
  763. /* Debug -- Remove later */
  764. qdf_assert(soc && hal_ring);
  765. hal_soc = soc->hal_soc;
  766. /* Debug -- Remove later */
  767. qdf_assert(hal_soc);
  768. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  769. /*
  770. * Need API to convert from hal_ring pointer to
  771. * Ring Type / Ring Id combo
  772. */
  773. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  774. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  775. FL("HAL RING Access Failed -- %p"), hal_ring);
  776. hal_srng_access_end(hal_soc, hal_ring);
  777. goto done;
  778. }
  779. /*
  780. * start reaping the buffers from reo ring and queue
  781. * them in per vdev queue.
  782. * Process the received pkts in a different per vdev loop.
  783. */
  784. while (qdf_likely((ring_desc =
  785. hal_srng_dst_get_next(hal_soc, hal_ring))
  786. && quota)) {
  787. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  788. ring_id = hal_srng_ring_id_get(hal_ring);
  789. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  790. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  791. FL("HAL RING 0x%p:error %d"), hal_ring, error);
  792. DP_STATS_INC(soc, rx.err.hal_reo_error[ring_id], 1);
  793. /* Don't know how to deal with this -- assert */
  794. qdf_assert(0);
  795. }
  796. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  797. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  798. qdf_assert(rx_desc);
  799. rx_bufs_reaped[rx_desc->pool_id]++;
  800. /* TODO */
  801. /*
  802. * Need a separate API for unmapping based on
  803. * phyiscal address
  804. */
  805. qdf_nbuf_unmap_single(soc->osdev, rx_desc->nbuf,
  806. QDF_DMA_BIDIRECTIONAL);
  807. core_id = smp_processor_id();
  808. DP_STATS_INC(soc, rx.ring_packets[core_id][ring_id], 1);
  809. /* Get MPDU DESC info */
  810. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  811. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  812. mpdu_desc_info.peer_meta_data);
  813. peer = dp_peer_find_by_id(soc, peer_id);
  814. vdev = dp_get_vdev_from_peer(soc, peer_id, peer,
  815. mpdu_desc_info);
  816. if (!vdev) {
  817. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  818. FL("vdev is NULL"));
  819. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  820. qdf_nbuf_free(rx_desc->nbuf);
  821. goto fail;
  822. }
  823. if (!((vdev_map >> vdev->vdev_id) & 1)) {
  824. vdev_map |= 1 << vdev->vdev_id;
  825. vdev_list[vdev_cnt] = vdev;
  826. vdev_cnt++;
  827. }
  828. /* Get MSDU DESC info */
  829. hal_rx_msdu_desc_info_get(ring_desc, &msdu_desc_info);
  830. /*
  831. * save msdu flags first, last and continuation msdu in
  832. * nbuf->cb
  833. */
  834. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_FIRST_MSDU_IN_MPDU)
  835. qdf_nbuf_set_chfrag_start(rx_desc->nbuf, 1);
  836. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_MSDU_CONTINUATION)
  837. qdf_nbuf_set_chfrag_cont(rx_desc->nbuf, 1);
  838. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_LAST_MSDU_IN_MPDU)
  839. qdf_nbuf_set_chfrag_end(rx_desc->nbuf, 1);
  840. DP_STATS_INC_PKT(peer, rx.rcvd_reo[ring_id], 1,
  841. qdf_nbuf_len(rx_desc->nbuf));
  842. ampdu_flag = (mpdu_desc_info.mpdu_flags &
  843. HAL_MPDU_F_AMPDU_FLAG);
  844. DP_STATS_INCC(peer, rx.ampdu_cnt, 1, ampdu_flag);
  845. DP_STATS_INCC(peer, rx.non_ampdu_cnt, 1, !(ampdu_flag));
  846. hal_rx_msdu_desc_info_get(ring_desc, &msdu_desc_info);
  847. amsdu_flag = ((msdu_desc_info.msdu_flags &
  848. HAL_MSDU_F_FIRST_MSDU_IN_MPDU) &&
  849. (msdu_desc_info.msdu_flags &
  850. HAL_MSDU_F_LAST_MSDU_IN_MPDU));
  851. DP_STATS_INCC(peer, rx.non_amsdu_cnt, 1,
  852. amsdu_flag);
  853. DP_STATS_INCC(peer, rx.amsdu_cnt, 1,
  854. !(amsdu_flag));
  855. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  856. qdf_nbuf_queue_add(&vdev->rxq, rx_desc->nbuf);
  857. fail:
  858. /*
  859. * if continuation bit is set then we have MSDU spread
  860. * across multiple buffers, let us not decrement quota
  861. * till we reap all buffers of that MSDU.
  862. */
  863. if (qdf_likely(!qdf_nbuf_is_chfrag_cont(rx_desc->nbuf)))
  864. quota -= 1;
  865. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  866. &tail[rx_desc->pool_id],
  867. rx_desc);
  868. }
  869. done:
  870. hal_srng_access_end(hal_soc, hal_ring);
  871. /* Update histogram statistics by looping through pdev's */
  872. DP_RX_HIST_STATS_PER_PDEV();
  873. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  874. /*
  875. * continue with next mac_id if no pkts were reaped
  876. * from that pool
  877. */
  878. if (!rx_bufs_reaped[mac_id])
  879. continue;
  880. pdev = soc->pdev_list[mac_id];
  881. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  882. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  883. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  884. rx_desc_pool, rx_bufs_reaped[mac_id],
  885. &head[mac_id], &tail[mac_id],
  886. HAL_RX_BUF_RBM_SW3_BM);
  887. }
  888. for (i = 0; i < vdev_cnt; i++) {
  889. qdf_nbuf_t deliver_list_head = NULL;
  890. qdf_nbuf_t deliver_list_tail = NULL;
  891. vdev = vdev_list[i];
  892. while ((nbuf = qdf_nbuf_queue_remove(&vdev->rxq))) {
  893. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  894. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  895. /*
  896. * Check if DMA completed -- msdu_done is the last bit
  897. * to be written
  898. */
  899. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  900. QDF_TRACE(QDF_MODULE_ID_DP,
  901. QDF_TRACE_LEVEL_ERROR,
  902. FL("MSDU DONE failure"));
  903. DP_STATS_INC(vdev->pdev, dropped.msdu_not_done,
  904. 1);
  905. hal_rx_dump_pkt_tlvs(rx_tlv_hdr,
  906. QDF_TRACE_LEVEL_INFO);
  907. qdf_assert(0);
  908. }
  909. /*
  910. * The below condition happens when an MSDU is spread
  911. * across multiple buffers. This can happen in two cases
  912. * 1. The nbuf size is smaller then the received msdu.
  913. * ex: we have set the nbuf size to 2048 during
  914. * nbuf_alloc. but we received an msdu which is
  915. * 2304 bytes in size then this msdu is spread
  916. * across 2 nbufs.
  917. *
  918. * 2. AMSDUs when RAW mode is enabled.
  919. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  920. * across 1st nbuf and 2nd nbuf and last MSDU is
  921. * spread across 2nd nbuf and 3rd nbuf.
  922. *
  923. * for these scenarios let us create a skb frag_list and
  924. * append these buffers till the last MSDU of the AMSDU
  925. */
  926. if (qdf_unlikely(vdev->rx_decap_type ==
  927. htt_cmn_pkt_type_raw)) {
  928. dp_rx_sg_create(nbuf, rx_tlv_hdr, &mpdu_len,
  929. &is_first_frag, &frag_list_len,
  930. &head_frag_nbuf,
  931. &frag_list_head,
  932. &frag_list_tail);
  933. if (is_first_frag)
  934. continue;
  935. else {
  936. nbuf = head_frag_nbuf;
  937. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  938. }
  939. }
  940. if (qdf_nbuf_is_chfrag_start(nbuf)) {
  941. peer_mdata = hal_rx_mpdu_peer_meta_data_get
  942. (rx_tlv_hdr);
  943. }
  944. peer_id = DP_PEER_METADATA_PEER_ID_GET(peer_mdata);
  945. peer = dp_peer_find_by_id(soc, peer_id);
  946. /* TODO */
  947. /*
  948. * In case of roaming peer object may not be
  949. * immediately available -- need to handle this
  950. * Cannot drop these packets right away.
  951. */
  952. /* Peer lookup failed */
  953. if (!peer && !vdev) {
  954. dp_rx_process_invalid_peer(soc, nbuf);
  955. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  956. qdf_nbuf_len(nbuf));
  957. /* Drop & free packet */
  958. qdf_nbuf_free(nbuf);
  959. /* Statistics */
  960. continue;
  961. }
  962. if (peer && qdf_unlikely(peer->bss_peer)) {
  963. QDF_TRACE(QDF_MODULE_ID_DP,
  964. QDF_TRACE_LEVEL_INFO,
  965. FL("received pkt with same src MAC"));
  966. DP_STATS_INC(vdev->pdev, dropped.mec, 1);
  967. /* Drop & free packet */
  968. qdf_nbuf_free(nbuf);
  969. /* Statistics */
  970. continue;
  971. }
  972. pdev = vdev->pdev;
  973. sgi = hal_rx_msdu_start_sgi_get(rx_tlv_hdr);
  974. mcs = hal_rx_msdu_start_rate_mcs_get(rx_tlv_hdr);
  975. tid = hal_rx_mpdu_start_tid_get(rx_tlv_hdr);
  976. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  977. "%s: %d, SGI: %d, tid: %d",
  978. __func__, __LINE__, sgi, tid);
  979. bw = hal_rx_msdu_start_bw_get(rx_tlv_hdr);
  980. reception_type = hal_rx_msdu_start_reception_type_get(
  981. rx_tlv_hdr);
  982. nss = hal_rx_msdu_start_nss_get(rx_tlv_hdr);
  983. pkt_type = hal_rx_msdu_start_get_pkt_type(rx_tlv_hdr);
  984. DP_STATS_INC(vdev->pdev, rx.bw[bw], 1);
  985. DP_STATS_INC(vdev->pdev,
  986. rx.reception_type[reception_type], 1);
  987. DP_STATS_INCC(vdev->pdev, rx.nss[nss], 1,
  988. ((reception_type == REPT_MU_MIMO) ||
  989. (reception_type == REPT_MU_OFDMA_MIMO))
  990. );
  991. DP_STATS_INC(peer, rx.sgi_count[sgi], 1);
  992. DP_STATS_INCC(peer, rx.err.mic_err, 1,
  993. hal_rx_mpdu_end_mic_err_get(
  994. rx_tlv_hdr));
  995. DP_STATS_INCC(peer, rx.err.decrypt_err, 1,
  996. hal_rx_mpdu_end_decrypt_err_get(
  997. rx_tlv_hdr));
  998. DP_STATS_INC(peer, rx.wme_ac_type[TID_TO_WME_AC(tid)],
  999. 1);
  1000. DP_STATS_INC(peer, rx.bw[bw], 1);
  1001. DP_STATS_INC(peer, rx.reception_type[reception_type],
  1002. 1);
  1003. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1004. mcs_count[MAX_MCS], 1,
  1005. ((mcs >= MAX_MCS_11A) && (pkt_type
  1006. == DOT11_A)));
  1007. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1008. mcs_count[mcs], 1,
  1009. ((mcs <= MAX_MCS_11A) && (pkt_type
  1010. == DOT11_A)));
  1011. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1012. mcs_count[MAX_MCS], 1,
  1013. ((mcs >= MAX_MCS_11B)
  1014. && (pkt_type == DOT11_B)));
  1015. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1016. mcs_count[mcs], 1,
  1017. ((mcs <= MAX_MCS_11B)
  1018. && (pkt_type == DOT11_B)));
  1019. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1020. mcs_count[MAX_MCS], 1,
  1021. ((mcs >= MAX_MCS_11A)
  1022. && (pkt_type == DOT11_N)));
  1023. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1024. mcs_count[mcs], 1,
  1025. ((mcs <= MAX_MCS_11A)
  1026. && (pkt_type == DOT11_N)));
  1027. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1028. mcs_count[MAX_MCS], 1,
  1029. ((mcs >= MAX_MCS_11AC)
  1030. && (pkt_type == DOT11_AC)));
  1031. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1032. mcs_count[mcs], 1,
  1033. ((mcs <= MAX_MCS_11AC)
  1034. && (pkt_type == DOT11_AC)));
  1035. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1036. mcs_count[MAX_MCS], 1,
  1037. ((mcs >= MAX_MCS)
  1038. && (pkt_type == DOT11_AX)));
  1039. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].
  1040. mcs_count[mcs], 1,
  1041. ((mcs <= MAX_MCS)
  1042. && (pkt_type == DOT11_AX)));
  1043. /*
  1044. * HW structures call this L3 header padding --
  1045. * even though this is actually the offset from
  1046. * the buffer beginning where the L2 header
  1047. * begins.
  1048. */
  1049. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1050. FL("rxhash: flow id toeplitz: 0x%x\n"),
  1051. hal_rx_msdu_start_toeplitz_get(rx_tlv_hdr));
  1052. l2_hdr_offset =
  1053. hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  1054. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  1055. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  1056. if (unlikely(qdf_nbuf_get_ext_list(nbuf)))
  1057. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  1058. else {
  1059. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1060. qdf_nbuf_pull_head(nbuf,
  1061. RX_PKT_TLVS_LEN +
  1062. l2_hdr_offset);
  1063. }
  1064. if (qdf_unlikely(vdev->mesh_vdev)) {
  1065. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  1066. rx_tlv_hdr)
  1067. == QDF_STATUS_SUCCESS) {
  1068. QDF_TRACE(QDF_MODULE_ID_DP,
  1069. QDF_TRACE_LEVEL_INFO_MED,
  1070. FL("mesh pkt filtered"));
  1071. DP_STATS_INC(vdev->pdev, dropped.mesh_filter,
  1072. 1);
  1073. qdf_nbuf_free(nbuf);
  1074. continue;
  1075. }
  1076. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr);
  1077. }
  1078. #ifdef QCA_WIFI_NAPIER_EMULATION_DBG /* Debug code, remove later */
  1079. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1080. "p_id %d msdu_len %d hdr_off %d",
  1081. peer_id, msdu_len, l2_hdr_offset);
  1082. print_hex_dump(KERN_ERR,
  1083. "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  1084. qdf_nbuf_data(nbuf), 128, false);
  1085. #endif /* NAPIER_EMULATION */
  1086. if (qdf_likely(vdev->rx_decap_type ==
  1087. htt_cmn_pkt_type_ethernet)) {
  1088. /* WDS Source Port Learning */
  1089. if (qdf_likely(vdev->wds_enabled))
  1090. dp_rx_wds_srcport_learn(soc,
  1091. rx_tlv_hdr,
  1092. peer,
  1093. nbuf);
  1094. /* Intrabss-fwd */
  1095. if (vdev->opmode != wlan_op_mode_sta)
  1096. if (dp_rx_intrabss_fwd(soc,
  1097. peer,
  1098. rx_tlv_hdr,
  1099. nbuf))
  1100. continue; /* Get next desc */
  1101. }
  1102. rx_bufs_used++;
  1103. dp_rx_lro(rx_tlv_hdr, peer, nbuf, int_ctx->lro_ctx);
  1104. DP_RX_LIST_APPEND(deliver_list_head,
  1105. deliver_list_tail,
  1106. nbuf);
  1107. DP_STATS_INCC_PKT(peer, rx.multicast, 1, pkt_len,
  1108. hal_rx_msdu_end_da_is_mcbc_get(
  1109. rx_tlv_hdr));
  1110. DP_STATS_INC_PKT(peer, rx.to_stack, 1,
  1111. pkt_len);
  1112. if ((pdev->enhanced_stats_en) &&
  1113. hal_rx_attn_first_mpdu_get(rx_tlv_hdr)) {
  1114. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  1115. soc->cdp_soc.ol_ops->update_dp_stats(
  1116. vdev->pdev->osif_pdev,
  1117. &peer->stats,
  1118. peer_id,
  1119. UPDATE_PEER_STATS);
  1120. dp_aggregate_vdev_stats(peer->vdev);
  1121. soc->cdp_soc.ol_ops->update_dp_stats(
  1122. vdev->pdev->osif_pdev,
  1123. &peer->vdev->stats,
  1124. peer->vdev->vdev_id,
  1125. UPDATE_VDEV_STATS);
  1126. }
  1127. }
  1128. }
  1129. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw) ||
  1130. (vdev->rx_decap_type == htt_cmn_pkt_type_native_wifi))
  1131. dp_rx_deliver_raw(vdev, deliver_list_head);
  1132. else if (qdf_likely(vdev->osif_rx) && deliver_list_head)
  1133. vdev->osif_rx(vdev->osif_vdev, deliver_list_head);
  1134. }
  1135. return rx_bufs_used; /* Assume no scale factor for now */
  1136. }
  1137. /**
  1138. * dp_rx_detach() - detach dp rx
  1139. * @pdev: core txrx pdev context
  1140. *
  1141. * This function will detach DP RX into main device context
  1142. * will free DP Rx resources.
  1143. *
  1144. * Return: void
  1145. */
  1146. void
  1147. dp_rx_pdev_detach(struct dp_pdev *pdev)
  1148. {
  1149. uint8_t pdev_id = pdev->pdev_id;
  1150. struct dp_soc *soc = pdev->soc;
  1151. struct rx_desc_pool *rx_desc_pool;
  1152. rx_desc_pool = &soc->rx_desc_buf[pdev_id];
  1153. dp_rx_desc_pool_free(soc, pdev_id, rx_desc_pool);
  1154. qdf_spinlock_destroy(&soc->rx_desc_mutex[pdev_id]);
  1155. return;
  1156. }
  1157. /**
  1158. * dp_rx_attach() - attach DP RX
  1159. * @pdev: core txrx pdev context
  1160. *
  1161. * This function will attach a DP RX instance into the main
  1162. * device (SOC) context. Will allocate dp rx resource and
  1163. * initialize resources.
  1164. *
  1165. * Return: QDF_STATUS_SUCCESS: success
  1166. * QDF_STATUS_E_RESOURCES: Error return
  1167. */
  1168. QDF_STATUS
  1169. dp_rx_pdev_attach(struct dp_pdev *pdev)
  1170. {
  1171. uint8_t pdev_id = pdev->pdev_id;
  1172. struct dp_soc *soc = pdev->soc;
  1173. struct dp_srng rxdma_srng;
  1174. uint32_t rxdma_entries;
  1175. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1176. union dp_rx_desc_list_elem_t *tail = NULL;
  1177. struct dp_srng *dp_rxdma_srng;
  1178. struct rx_desc_pool *rx_desc_pool;
  1179. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  1180. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1181. "nss-wifi<4> skip Rx refil %d", pdev_id);
  1182. return QDF_STATUS_SUCCESS;
  1183. }
  1184. qdf_spinlock_create(&soc->rx_desc_mutex[pdev_id]);
  1185. pdev = soc->pdev_list[pdev_id];
  1186. rxdma_srng = pdev->rx_refill_buf_ring;
  1187. rxdma_entries = rxdma_srng.alloc_size/hal_srng_get_entrysize(
  1188. soc->hal_soc, RXDMA_BUF);
  1189. rx_desc_pool = &soc->rx_desc_buf[pdev_id];
  1190. dp_rx_desc_pool_alloc(soc, pdev_id, rxdma_entries*3, rx_desc_pool);
  1191. /* For Rx buffers, WBM release ring is SW RING 3,for all pdev's */
  1192. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1193. dp_rx_buffers_replenish(soc, pdev_id, dp_rxdma_srng, rx_desc_pool,
  1194. rxdma_entries, &desc_list, &tail, HAL_RX_BUF_RBM_SW3_BM);
  1195. return QDF_STATUS_SUCCESS;
  1196. }