hal_be_rx_tlv.h 67 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _HAL_BE_RX_TLV_H_
  20. #define _HAL_BE_RX_TLV_H_
  21. #include "hal_api_mon.h"
  22. /*
  23. * Structures & Macros to obtain fields from the TLV's in the Rx packet
  24. * pre-header.
  25. */
  26. #define HAL_RX_BE_PKT_HDR_TLV_LEN 112
  27. struct rx_pkt_hdr_tlv {
  28. uint64_t tag; /* 8 B */
  29. uint64_t phy_ppdu_id; /* 8 B */
  30. char rx_pkt_hdr[HAL_RX_BE_PKT_HDR_TLV_LEN]; /* 112 B */
  31. };
  32. #ifdef CONFIG_WORD_BASED_TLV
  33. #ifndef BIG_ENDIAN_HOST
  34. struct rx_msdu_end_compact {
  35. uint32_t sa_sw_peer_id : 16,
  36. sa_idx_timeout : 1,
  37. da_idx_timeout : 1,
  38. to_ds : 1,
  39. tid : 4,
  40. sa_is_valid : 1,
  41. da_is_valid : 1,
  42. da_is_mcbc : 1,
  43. l3_header_padding : 2,
  44. first_msdu : 1,
  45. last_msdu : 1,
  46. fr_ds : 1,
  47. ip_chksum_fail_copy : 1;
  48. uint32_t sa_idx : 16,
  49. da_idx_or_sw_peer_id : 16;
  50. uint32_t msdu_drop : 1,
  51. reo_destination_indication : 5,
  52. flow_idx : 20,
  53. use_ppe : 1,
  54. mesh_sta : 2,
  55. vlan_ctag_stripped : 1,
  56. vlan_stag_stripped : 1,
  57. fragment_flag : 1;
  58. uint32_t fse_metadata : 32;
  59. uint32_t cce_metadata : 16,
  60. tcp_udp_chksum : 16;
  61. uint32_t aggregation_count : 8,
  62. flow_aggregation_continuation : 1,
  63. fisa_timeout : 1,
  64. tcp_udp_chksum_fail_copy : 1,
  65. msdu_limit_error : 1,
  66. flow_idx_timeout : 1,
  67. flow_idx_invalid : 1,
  68. cce_match : 1,
  69. amsdu_parser_error : 1,
  70. cumulative_ip_length : 16;
  71. uint32_t key_id_octet : 8,
  72. reserved_8a : 24;
  73. uint32_t reserved_9a : 6,
  74. service_code : 9,
  75. priority_valid : 1,
  76. intra_bss : 1,
  77. dest_chip_id : 2,
  78. multicast_echo : 1,
  79. wds_learning_event : 1,
  80. wds_roaming_event : 1,
  81. wds_keep_alive_event : 1,
  82. reserved_9b : 9;
  83. uint32_t msdu_length : 14,
  84. stbc : 1,
  85. ipsec_esp : 1,
  86. l3_offset : 7,
  87. ipsec_ah : 1,
  88. l4_offset : 8;
  89. uint32_t msdu_number : 8,
  90. decap_format : 2,
  91. ipv4_proto : 1,
  92. ipv6_proto : 1,
  93. tcp_proto : 1,
  94. udp_proto : 1,
  95. ip_frag : 1,
  96. tcp_only_ack : 1,
  97. da_is_bcast_mcast : 1,
  98. toeplitz_hash_sel : 2,
  99. ip_fixed_header_valid : 1,
  100. ip_extn_header_valid : 1,
  101. tcp_udp_header_valid : 1,
  102. mesh_control_present : 1,
  103. ldpc : 1,
  104. ip4_protocol_ip6_next_header : 8;
  105. uint32_t vlan_ctag_ci : 16,
  106. vlan_stag_ci : 16;
  107. uint32_t peer_meta_data : 32;
  108. uint32_t user_rssi : 8,
  109. pkt_type : 4,
  110. sgi : 2,
  111. rate_mcs : 4,
  112. receive_bandwidth : 3,
  113. reception_type : 3,
  114. mimo_ss_bitmap : 7,
  115. msdu_done_copy : 1;
  116. uint32_t flow_id_toeplitz : 32;
  117. uint32_t ppdu_start_timestamp_63_32;
  118. uint32_t sw_phy_meta_data : 32;
  119. uint32_t first_mpdu : 1,
  120. reserved_16a : 1,
  121. mcast_bcast : 1,
  122. ast_index_not_found : 1,
  123. ast_index_timeout : 1,
  124. power_mgmt : 1,
  125. non_qos : 1,
  126. null_data : 1,
  127. mgmt_type : 1,
  128. ctrl_type : 1,
  129. more_data : 1,
  130. eosp : 1,
  131. a_msdu_error : 1,
  132. reserved_16b : 1,
  133. order : 1,
  134. wifi_parser_error : 1,
  135. overflow_err : 1,
  136. msdu_length_err : 1,
  137. tcp_udp_chksum_fail : 1,
  138. ip_chksum_fail : 1,
  139. sa_idx_invalid : 1,
  140. da_idx_invalid : 1,
  141. amsdu_addr_mismatch : 1,
  142. rx_in_tx_decrypt_byp : 1,
  143. encrypt_required : 1,
  144. directed : 1,
  145. buffer_fragment : 1,
  146. mpdu_length_err : 1,
  147. tkip_mic_err : 1,
  148. decrypt_err : 1,
  149. unencrypted_frame_err : 1,
  150. fcs_err : 1;
  151. uint32_t reserved_17a : 10,
  152. decrypt_status_code : 3,
  153. rx_bitmap_not_updated : 1,
  154. reserved_17b : 17,
  155. msdu_done : 1;
  156. };
  157. struct rx_mpdu_start_compact {
  158. uint32_t rx_reo_queue_desc_addr_39_32 : 8,
  159. receive_queue_number : 16,
  160. pre_delim_err_warning : 1,
  161. first_delim_err : 1,
  162. reserved_0 : 6;
  163. uint32_t pn_31_0 : 32;
  164. uint32_t pn_63_32 : 32;
  165. uint32_t pn_95_64 : 32;
  166. uint32_t ast_index : 16,
  167. sw_peer_id : 16;
  168. uint32_t mpdu_frame_control_valid : 1,
  169. mpdu_duration_valid : 1,
  170. mac_addr_ad1_valid : 1,
  171. mac_addr_ad2_valid : 1,
  172. mac_addr_ad3_valid : 1,
  173. mac_addr_ad4_valid : 1,
  174. mpdu_sequence_control_valid : 1,
  175. mpdu_qos_control_valid : 1,
  176. mpdu_ht_control_valid : 1,
  177. frame_encryption_info_valid : 1,
  178. mpdu_fragment_number : 4,
  179. more_fragment_flag : 1,
  180. reserved_7a : 1,
  181. fr_ds : 1,
  182. to_ds : 1,
  183. encrypted : 1,
  184. mpdu_retry : 1,
  185. mpdu_sequence_number : 12;
  186. uint32_t mpdu_frame_control_field : 16,
  187. mpdu_duration_field : 16;
  188. uint32_t mac_addr_ad1_31_0 : 32;
  189. uint32_t mac_addr_ad1_47_32 : 16,
  190. mac_addr_ad2_15_0 : 16;
  191. uint32_t mac_addr_ad2_47_16 : 32;
  192. uint32_t mac_addr_ad3_31_0 : 32;
  193. uint32_t mac_addr_ad3_47_32 : 16,
  194. mpdu_sequence_control_field : 16;
  195. };
  196. #else
  197. struct rx_msdu_end_compact {
  198. uint32_t ip_chksum_fail_copy : 1,
  199. fr_ds : 1,
  200. last_msdu : 1,
  201. first_msdu : 1,
  202. l3_header_padding : 2,
  203. da_is_mcbc : 1,
  204. da_is_valid : 1,
  205. sa_is_valid : 1,
  206. tid : 4,
  207. to_ds : 1,
  208. da_idx_timeout : 1,
  209. sa_idx_timeout : 1,
  210. sa_sw_peer_id : 16;
  211. uint32_t da_idx_or_sw_peer_id : 16,
  212. sa_idx : 16;
  213. uint32_t fragment_flag : 1,
  214. vlan_stag_stripped : 1,
  215. vlan_ctag_stripped : 1,
  216. mesh_sta : 2,
  217. use_ppe : 1,
  218. flow_idx : 20,
  219. reo_destination_indication : 5,
  220. msdu_drop : 1;
  221. uint32_t fse_metadata : 32;
  222. uint32_t tcp_udp_chksum : 16,
  223. cce_metadata : 16;
  224. uint32_t cumulative_ip_length : 16,
  225. amsdu_parser_error : 1,
  226. cce_match : 1,
  227. flow_idx_invalid : 1,
  228. flow_idx_timeout : 1,
  229. msdu_limit_error : 1,
  230. tcp_udp_chksum_fail_copy : 1,
  231. fisa_timeout : 1,
  232. flow_aggregation_continuation : 1,
  233. aggregation_count : 8;
  234. uint32_t reserved_8a : 24,
  235. key_id_octet : 8;
  236. uint32_t reserved_9b : 9,
  237. wds_keep_alive_event : 1,
  238. wds_roaming_event : 1,
  239. wds_learning_event : 1,
  240. multicast_echo : 1,
  241. dest_chip_id : 2,
  242. intra_bss : 1,
  243. priority_valid : 1,
  244. service_code : 9,
  245. reserved_9a : 6;
  246. uint32_t l4_offset : 8,
  247. ipsec_ah : 1,
  248. l3_offset : 7,
  249. ipsec_esp : 1,
  250. stbc : 1,
  251. msdu_length : 14;
  252. uint32_t ip4_protocol_ip6_next_header : 8,
  253. ldpc : 1,
  254. mesh_control_present : 1,
  255. tcp_udp_header_valid : 1,
  256. ip_extn_header_valid : 1,
  257. ip_fixed_header_valid : 1,
  258. toeplitz_hash_sel : 2,
  259. da_is_bcast_mcast : 1,
  260. tcp_only_ack : 1,
  261. ip_frag : 1,
  262. udp_proto : 1,
  263. tcp_proto : 1,
  264. ipv6_proto : 1,
  265. ipv4_proto : 1,
  266. decap_format : 2,
  267. msdu_number : 8;
  268. uint32_t vlan_stag_ci : 16,
  269. vlan_ctag_ci : 16;
  270. uint32_t peer_meta_data : 32;
  271. uint32_t msdu_done_copy : 1,
  272. mimo_ss_bitmap : 7,
  273. reception_type : 3,
  274. receive_bandwidth : 3,
  275. rate_mcs : 4,
  276. sgi : 2,
  277. pkt_type : 4,
  278. user_rssi : 8;
  279. uint32_t flow_id_toeplitz : 32;
  280. uint32_t ppdu_start_timestamp_63_32;
  281. uint32_t sw_phy_meta_data : 32;
  282. uint32_t fcs_err : 1,
  283. unencrypted_frame_err : 1,
  284. decrypt_err : 1,
  285. tkip_mic_err : 1,
  286. mpdu_length_err : 1,
  287. buffer_fragment : 1,
  288. directed : 1,
  289. encrypt_required : 1,
  290. rx_in_tx_decrypt_byp : 1,
  291. amsdu_addr_mismatch : 1,
  292. da_idx_invalid : 1,
  293. sa_idx_invalid : 1,
  294. ip_chksum_fail : 1,
  295. tcp_udp_chksum_fail : 1,
  296. msdu_length_err : 1,
  297. overflow_err : 1,
  298. wifi_parser_error : 1,
  299. order : 1,
  300. reserved_16b : 1,
  301. a_msdu_error : 1,
  302. eosp : 1,
  303. more_data : 1,
  304. ctrl_type : 1,
  305. mgmt_type : 1,
  306. null_data : 1,
  307. non_qos : 1,
  308. power_mgmt : 1,
  309. ast_index_timeout : 1,
  310. ast_index_not_found : 1,
  311. mcast_bcast : 1,
  312. reserved_16a : 1,
  313. first_mpdu : 1;
  314. uint32_t msdu_done : 1,
  315. reserved_17b : 17,
  316. rx_bitmap_not_updated : 1,
  317. decrypt_status_code : 3,
  318. reserved_17a : 10;
  319. };
  320. struct rx_mpdu_start_compact {
  321. uint32_t reserved_0 : 6,
  322. first_delim_err : 1,
  323. pre_delim_err_warning : 1,
  324. receive_queue_number : 16,
  325. rx_reo_queue_desc_addr_39_32 : 8;
  326. uint32_t pn_31_0 : 32;
  327. uint32_t pn_63_32 : 32;
  328. uint32_t pn_95_64 : 32;
  329. uint32_t sw_peer_id : 16,
  330. ast_index : 16;
  331. uint32_t mpdu_sequence_number : 12,
  332. mpdu_retry : 1,
  333. encrypted : 1,
  334. to_ds : 1,
  335. fr_ds : 1,
  336. reserved_7a : 1,
  337. more_fragment_flag : 1,
  338. mpdu_fragment_number : 4,
  339. frame_encryption_info_valid : 1,
  340. mpdu_ht_control_valid : 1,
  341. mpdu_qos_control_valid : 1,
  342. mpdu_sequence_control_valid : 1,
  343. mac_addr_ad4_valid : 1,
  344. mac_addr_ad3_valid : 1,
  345. mac_addr_ad2_valid : 1,
  346. mac_addr_ad1_valid : 1,
  347. mpdu_duration_valid : 1,
  348. mpdu_frame_control_valid : 1;
  349. uint32_t mpdu_duration_field : 16,
  350. mpdu_frame_control_field : 16;
  351. uint32_t mac_addr_ad1_31_0 : 32;
  352. uint32_t mac_addr_ad2_15_0 : 16,
  353. mac_addr_ad1_47_32 : 16;
  354. uint32_t mac_addr_ad2_47_16 : 32;
  355. uint32_t mac_addr_ad3_31_0 : 32;
  356. uint32_t mpdu_sequence_control_field : 16,
  357. mac_addr_ad3_47_32 : 16;
  358. };
  359. #endif
  360. #define RX_BE_PADDING0_BYTES 4
  361. typedef struct rx_mpdu_start_compact hal_rx_mpdu_start_t;
  362. typedef struct rx_msdu_end_compact hal_rx_msdu_end_t;
  363. struct rx_mpdu_start_tlv {
  364. hal_rx_mpdu_start_t rx_mpdu_start;
  365. };
  366. struct rx_msdu_end_tlv {
  367. uint64_t tag; /* 8 B */
  368. hal_rx_msdu_end_t rx_msdu_end;
  369. };
  370. struct rx_pkt_tlvs {
  371. struct rx_msdu_end_tlv msdu_end_tlv; /* 80 bytes */
  372. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 48 bytes */
  373. };
  374. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  375. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  376. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  377. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  378. rx_mpdu_start)
  379. #define HAL_RX_TLV_TID_GET(_rx_pkt_tlv) \
  380. HAL_RX_MSDU_END(_rx_pkt_tlv).tid
  381. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  382. HAL_RX_MSDU_END(_rx_pkt_tlv).first_mpdu
  383. #else /* CONFIG_WORD_BASED_TLV */
  384. typedef struct rx_mpdu_start hal_rx_mpdu_start_t;
  385. typedef struct rx_msdu_end hal_rx_msdu_end_t;
  386. #define RX_BE_PADDING0_BYTES 8
  387. /*
  388. * Each RX descriptor TLV is preceded by 1 QWORD "tag"
  389. */
  390. #ifndef CONFIG_NO_TLV_TAGS
  391. struct rx_mpdu_start_tlv {
  392. uint64_t tag; /* 8 B */
  393. hal_rx_mpdu_start_t rx_mpdu_start;
  394. };
  395. struct rx_msdu_end_tlv {
  396. uint64_t tag; /* 8 B */
  397. hal_rx_msdu_end_t rx_msdu_end;
  398. };
  399. struct rx_pkt_tlvs {
  400. struct rx_msdu_end_tlv msdu_end_tlv; /* 136 bytes */
  401. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8 bytes */
  402. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 128 bytes */
  403. #ifndef NO_RX_PKT_HDR_TLV
  404. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  405. #endif
  406. };
  407. #else
  408. struct rx_mpdu_start_tlv {
  409. hal_rx_mpdu_start_t rx_mpdu_start;
  410. };
  411. struct rx_msdu_end_tlv {
  412. hal_rx_msdu_end_t rx_msdu_end;
  413. };
  414. struct rx_pkt_tlvs {
  415. struct rx_msdu_end_tlv msdu_end_tlv; /* 128 bytes */
  416. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 120 bytes */
  417. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8 bytes */
  418. #ifndef NO_RX_PKT_HDR_TLV
  419. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  420. #endif
  421. };
  422. #endif /*CONFIG_NO_TLV_TAGS */
  423. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  424. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  425. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  426. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  427. rx_mpdu_start.rx_mpdu_info_details)
  428. #define HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(_rx_pkt_tlv) \
  429. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_31_0
  430. #define HAL_RX_TLV_AMPDU_FLAG_GET(_rx_pkt_tlv) \
  431. HAL_RX_MPDU_START(_rx_pkt_tlv).ampdu_flag
  432. #define HAL_RX_TLV_MPDU_PN_127_96_GET(_rx_pkt_tlv) \
  433. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_127_96
  434. #define HAL_RX_TLV_TID_GET(_rx_pkt_tlv) \
  435. HAL_RX_MPDU_START(_rx_pkt_tlv).tid
  436. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  437. HAL_RX_MPDU_START(_rx_pkt_tlv).first_mpdu
  438. #define HAL_RX_TLV_L3_TYPE_GET(_rx_pkt_tlv) \
  439. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_type
  440. #define HAL_RX_GET_PPDU_ID(_rx_pkt_tlv) \
  441. HAL_RX_MPDU_START(_rx_pkt_tlv).phy_ppdu_id
  442. #define HAL_RX_TLV_PHY_PPDU_ID_GET(_rx_pkt_tlv) \
  443. HAL_RX_MSDU_END(_rx_pkt_tlv).phy_ppdu_id
  444. #define HAL_RX_GET_FILTER_CATEGORY(_rx_pkt_tlv) \
  445. HAL_RX_MPDU_START(_rx_pkt_tlv).rxpcu_mpdu_filter_in_category
  446. #define HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(_rx_pkt_tlv) \
  447. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_frame_group_id
  448. #endif /* CONFIG_WORD_BASED_TLV */
  449. /**
  450. * struct rx_mon_pkt_tlvs - RX packet data structure for DEST ring in the
  451. * monitor mode.
  452. * @msdu_end_tlv: MSDU end TLV
  453. * @rx_padding0: Padding bytes
  454. * @mpdu_start_tlv: MPDU start TLV
  455. * @pkt_hdr_tlv: 802.11 packet header TLV
  456. */
  457. struct rx_mon_pkt_tlvs {
  458. struct rx_msdu_end_tlv msdu_end_tlv; /* 128B + sizeof(tag) */
  459. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8B */
  460. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 120B + sizeof(tag) */
  461. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 120B + sizeof(tag) */
  462. };
  463. #define SIZE_OF_DATA_RX_TLV sizeof(struct rx_pkt_tlvs)
  464. #define SIZE_OF_MON_DATA_RX_TLV sizeof(struct rx_mon_pkt_tlvs)
  465. #define RX_PKT_TLVS_LEN SIZE_OF_DATA_RX_TLV
  466. #define MON_RX_PKT_TLVS_LEN SIZE_OF_MON_DATA_RX_TLV
  467. #define RX_PKT_TLV_OFFSET(field) qdf_offsetof(struct rx_pkt_tlvs, field)
  468. #define HAL_RX_TLV_MSDU_DONE_GET(_rx_pkt_tlv) \
  469. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_done
  470. #define HAL_RX_TLV_DECAP_FORMAT_GET(_rx_pkt_tlv) \
  471. HAL_RX_MSDU_END(_rx_pkt_tlv).decap_format
  472. #ifdef RECEIVE_OFFLOAD
  473. #define HAL_RX_TLV_GET_TCP_PURE_ACK(_rx_pkt_tlv) \
  474. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_only_ack
  475. #define HAL_RX_TLV_GET_TCP_PROTO(_rx_pkt_tlv) \
  476. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_proto
  477. #define HAL_RX_TLV_GET_UDP_PROTO(_rx_pkt_tlv) \
  478. HAL_RX_MSDU_END(_rx_pkt_tlv).udp_proto
  479. #define HAL_RX_TLV_GET_IPV6(_rx_pkt_tlv) \
  480. HAL_RX_MSDU_END(_rx_pkt_tlv).ipv6_proto
  481. #define HAL_RX_TLV_GET_IP_OFFSET(_rx_pkt_tlv) \
  482. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_offset
  483. #define HAL_RX_TLV_GET_TCP_OFFSET(_rx_pkt_tlv) \
  484. HAL_RX_MSDU_END(_rx_pkt_tlv).l4_offset
  485. #endif /* RECEIVE_OFFLOAD */
  486. #define HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(_rx_pkt_tlv) \
  487. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  488. #define HAL_RX_TLV_MSDU_LEN_GET(_rx_pkt_tlv) \
  489. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_length
  490. #define HAL_RX_TLV_CCE_MATCH_GET(_rx_pkt_tlv) \
  491. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_match
  492. #define HAL_RX_TLV_BW_GET(_rx_pkt_tlv) \
  493. HAL_RX_MSDU_END(_rx_pkt_tlv).receive_bandwidth
  494. #define HAL_RX_TLV_FLOWID_TOEPLITZ_GET(_rx_pkt_tlv) \
  495. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  496. #define HAL_RX_TLV_SGI_GET(_rx_pkt_tlv) \
  497. HAL_RX_MSDU_END(_rx_pkt_tlv).sgi
  498. #define HAL_RX_TLV_RATE_MCS_GET(_rx_pkt_tlv) \
  499. HAL_RX_MSDU_END(_rx_pkt_tlv).rate_mcs
  500. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  501. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  502. #define HAL_RX_TLV_RSSI_GET(_rx_pkt_tlv) \
  503. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  504. #define HAL_RX_TLV_FREQ_GET(_rx_pkt_tlv) \
  505. HAL_RX_MSDU_END(_rx_pkt_tlv).sw_phy_meta_data
  506. #define HAL_RX_TLV_PKT_TYPE_GET(_rx_pkt_tlv) \
  507. HAL_RX_MSDU_END(_rx_pkt_tlv).pkt_type
  508. #define HAL_RX_TLV_DECRYPT_ERR_GET(_rx_pkt_tlv) \
  509. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_err
  510. #define HAL_RX_TLV_MIC_ERR_GET(_rx_pkt_tlv) \
  511. HAL_RX_MSDU_END(_rx_pkt_tlv).tkip_mic_err
  512. #define HAL_RX_TLV_MIMO_SS_BITMAP(_rx_pkt_tlv)\
  513. HAL_RX_MSDU_END(_rx_pkt_tlv).mimo_ss_bitmap
  514. #define HAL_RX_TLV_ANT_SIGNAL_DB_GET(_rx_pkt_tlv) \
  515. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  516. #define HAL_RX_TLV_STBC_GET(_rx_pkt_tlv) \
  517. HAL_RX_MSDU_END(_rx_pkt_tlv).stbc
  518. #define HAL_RX_TLV_RECEPTION_TYPE_GET(_rx_pkt_tlv) \
  519. HAL_RX_MSDU_END(_rx_pkt_tlv).reception_type
  520. #define HAL_RX_TLV_IP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  521. HAL_RX_MSDU_END(_rx_pkt_tlv).ip_chksum_fail
  522. #define HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  523. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum_fail
  524. #define HAL_RX_TLV_MPDU_LEN_ERR_GET(_rx_pkt_tlv) \
  525. HAL_RX_MSDU_END(_rx_pkt_tlv).mpdu_length_err
  526. #define HAL_RX_TLV_MPDU_FCS_ERR_GET(_rx_pkt_tlv) \
  527. HAL_RX_MSDU_END(_rx_pkt_tlv).fcs_err
  528. #define HAL_RX_TLV_IS_MCAST_GET(_rx_pkt_tlv) \
  529. HAL_RX_MSDU_END(_rx_pkt_tlv).mcast_bcast
  530. #ifdef RECEIVE_OFFLOAD
  531. /**
  532. * LRO information needed from the TLVs
  533. */
  534. #define HAL_RX_TLV_GET_LRO_ELIGIBLE(_rx_pkt_tlv) \
  535. HAL_RX_MSDU_END(_rx_pkt_tlv).lro_eligible
  536. #define HAL_RX_TLV_GET_TCP_ACK(_rx_pkt_tlv) \
  537. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_ack_number
  538. #define HAL_RX_TLV_GET_TCP_SEQ(_rx_pkt_tlv) \
  539. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_seq_number
  540. #define HAL_RX_TLV_GET_TCP_WIN(_rx_pkt_tlv) \
  541. HAL_RX_MSDU_END(_rx_pkt_tlv).window_size
  542. #endif
  543. #define HAL_RX_TLV_L3_TYPE_GET(_rx_pkt_tlv) \
  544. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_type
  545. #ifdef RX_MSDU_END_PEER_META_DATA_OFFSET
  546. #define HAL_RX_TLV_MSDU_PEER_META_DATA_GET(_rx_pkt_tlv) \
  547. HAL_RX_MSDU_END(_rx_pkt_tlv).peer_meta_data
  548. #endif
  549. #define HAL_RX_TLV_PEER_META_DATA_GET(_rx_pkt_tlv) \
  550. HAL_RX_MPDU_START(_rx_pkt_tlv).peer_meta_data
  551. #define HAL_RX_TLV_KEYID_OCTET_GET(_rx_pkt_tlv) \
  552. HAL_RX_MSDU_END(_rx_pkt_tlv).key_id_octet
  553. #define HAL_RX_MPDU_SEQUENCE_NUMBER_GET(_rx_pkt_tlv) \
  554. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_number
  555. #define HAL_RX_TLV_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  556. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  557. #define HAL_RX_TLV_L3_HEADER_PADDING_GET(_rx_pkt_tlv) \
  558. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_header_padding
  559. #define HAL_RX_TLV_SA_IDX_GET(_rx_pkt_tlv) \
  560. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_idx
  561. #define HAL_RX_TLV_DA_IDX_GET(_rx_pkt_tlv) \
  562. HAL_RX_MSDU_END(_rx_pkt_tlv).da_idx_or_sw_peer_id
  563. #define HAL_RX_TLV_FIRST_MSDU_GET(_rx_pkt_tlv) \
  564. HAL_RX_MSDU_END(_rx_pkt_tlv).first_msdu
  565. #define HAL_RX_TLV_LAST_MSDU_GET(_rx_pkt_tlv) \
  566. HAL_RX_MSDU_END(_rx_pkt_tlv).last_msdu
  567. #define HAL_RX_TLV_DA_IS_MCBC_GET(_rx_pkt_tlv) \
  568. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_mcbc
  569. #define HAL_RX_TLV_IS_TKIP_MIC_ERR_GET(_rx_pkt_tlv) \
  570. HAL_RX_MSDU_END(_rx_pkt_tlv).tkip_mic_err
  571. #define HAL_RX_TLV_SA_IS_VALID_GET(_rx_pkt_tlv) \
  572. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_is_valid
  573. #define HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(_rx_pkt_tlv) \
  574. HAL_RX_MPDU_START(_rx_pkt_tlv).frame_encryption_info_valid
  575. #define HAL_RX_TLV_MPDU_PN_31_0_GET(_rx_pkt_tlv) \
  576. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_31_0
  577. #define HAL_RX_TLV_MPDU_PN_63_32_GET(_rx_pkt_tlv) \
  578. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_63_32
  579. #define HAL_RX_TLV_MPDU_PN_95_64_GET(_rx_pkt_tlv) \
  580. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_95_64
  581. #define HAL_RX_TLV_DA_IS_VALID_GET(_rx_pkt_tlv) \
  582. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_valid
  583. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(_rx_pkt_tlv) \
  584. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_valid
  585. #define HAL_RX_TLV_SW_PEER_ID_GET(_rx_pkt_tlv) \
  586. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_peer_id
  587. #define HAL_RX_TLV_MPDU_GET_TODS(_rx_pkt_tlv) \
  588. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  589. #define HAL_RX_TLV_MPDU_GET_FROMDS(_rx_pkt_tlv) \
  590. HAL_RX_MPDU_START(_rx_pkt_tlv).fr_ds
  591. #define HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(_rx_pkt_tlv) \
  592. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  593. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(_rx_pkt_tlv) \
  594. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_valid
  595. #define HAL_RX_TLV_MPDU_AD1_31_0_GET(_rx_pkt_tlv) \
  596. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_31_0
  597. #define HAL_RX_TLV_MPDU_AD1_47_32_GET(_rx_pkt_tlv) \
  598. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_47_32
  599. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(_rx_pkt_tlv) \
  600. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_valid
  601. #define HAL_RX_TLV_MPDU_AD2_15_0_GET(_rx_pkt_tlv) \
  602. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_15_0
  603. #define HAL_RX_TLV_MPDU_AD2_47_16_GET(_rx_pkt_tlv) \
  604. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_47_16
  605. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(_rx_pkt_tlv) \
  606. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_valid
  607. #define HAL_RX_TLV_MPDU_AD3_31_0_GET(_rx_pkt_tlv) \
  608. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_31_0
  609. #define HAL_RX_TLV_MPDU_AD3_47_32_GET(_rx_pkt_tlv) \
  610. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_47_32
  611. #define HAL_RX_TLV_MPDU_AD4_31_0_GET(_rx_pkt_tlv) \
  612. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_31_0
  613. #define HAL_RX_TLV_MPDU_AD4_47_32_GET(_rx_pkt_tlv) \
  614. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_47_32
  615. #define HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(_rx_pkt_tlv) \
  616. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_control_valid
  617. #define HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  618. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  619. #define HAL_RX_TLV_GET_FC_VALID(_rx_pkt_tlv) \
  620. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  621. #define HAL_RX_TLV_GET_TO_DS_FLAG(_rx_pkt_tlv) \
  622. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  623. #define HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(_rx_pkt_tlv) \
  624. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_field
  625. #define HAL_RX_TLV_FLOW_IDX_GET(_rx_pkt_tlv) \
  626. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx
  627. #define HAL_RX_TLV_REO_DEST_IND_GET(_rx_pkt_tlv) \
  628. HAL_RX_MSDU_END(_rx_pkt_tlv).reo_destination_indication
  629. #define HAL_RX_TLV_FLOW_IDX_INVALID_GET(_rx_pkt_tlv) \
  630. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_invalid
  631. #define HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(_rx_pkt_tlv) \
  632. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_timeout
  633. #define HAL_RX_TLV_FSE_METADATA_GET(_rx_pkt_tlv) \
  634. HAL_RX_MSDU_END(_rx_pkt_tlv).fse_metadata
  635. #define HAL_RX_TLV_CCE_METADATA_GET(_rx_pkt_tlv) \
  636. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_metadata
  637. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  638. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  639. #define HAL_RX_TLV_GET_TCP_CHKSUM(_rx_pkt_tlv) \
  640. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum
  641. #define HAL_RX_TLV_GET_FLOW_AGGR_CONT(_rx_pkt_tlv) \
  642. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_aggregation_continuation
  643. #define HAL_RX_TLV_GET_FLOW_AGGR_COUNT(_rx_pkt_tlv) \
  644. HAL_RX_MSDU_END(_rx_pkt_tlv).aggregation_count
  645. #define HAL_RX_TLV_GET_FISA_TIMEOUT(_rx_pkt_tlv) \
  646. HAL_RX_MSDU_END(_rx_pkt_tlv).fisa_timeout
  647. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(_rx_pkt_tlv) \
  648. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_l4_checksum
  649. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(_rx_pkt_tlv) \
  650. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_ip_length
  651. #define HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  652. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  653. #define HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  654. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  655. #define HAL_RX_REO_QUEUE_DESC_ADDR_39_32_GET(_rx_pkt_tlv) \
  656. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_39_32
  657. /* used by monitor mode for parsing from full TLV */
  658. #define HAL_RX_MON_GET_FC_VALID(_rx_mpdu_start) \
  659. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MPDU_FRAME_CONTROL_VALID)
  660. #define HAL_RX_MON_GET_TO_DS_FLAG(_rx_mpdu_start) \
  661. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, TO_DS)
  662. #define HAL_RX_MON_GET_MAC_ADDR2_VALID(_rx_mpdu_start) \
  663. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MAC_ADDR_AD2_VALID)
  664. static inline
  665. uint32_t hal_rx_tlv_decap_format_get_be(void *hw_desc_addr)
  666. {
  667. struct rx_pkt_tlvs *rx_pkt_tlvs =
  668. (struct rx_pkt_tlvs *)hw_desc_addr;
  669. return HAL_RX_TLV_DECAP_FORMAT_GET(rx_pkt_tlvs);
  670. }
  671. static inline uint32_t hal_rx_tlv_msdu_done_get_be(uint8_t *buf)
  672. {
  673. return HAL_RX_TLV_MSDU_DONE_GET(buf);
  674. }
  675. /*
  676. * hal_rx_attn_first_mpdu_get(): get fist_mpdu bit from rx attention
  677. * @buf: pointer to rx_pkt_tlvs
  678. *
  679. * return: uint32_t(first_msdu)
  680. */
  681. static inline uint32_t hal_rx_tlv_first_mpdu_get_be(uint8_t *buf)
  682. {
  683. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  684. return HAL_RX_TLV_FIRST_MPDU_GET(rx_pkt_tlvs);
  685. }
  686. /*
  687. * hal_rx_msdu_cce_match_get(): get CCE match bit
  688. * from rx attention
  689. * @buf: pointer to rx_pkt_tlvs
  690. * Return: CCE match value
  691. */
  692. static inline bool hal_rx_msdu_cce_match_get_be(uint8_t *buf)
  693. {
  694. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  695. return HAL_RX_TLV_CCE_MATCH_GET(rx_pkt_tlvs);
  696. }
  697. #ifdef RX_MSDU_END_PEER_META_DATA_OFFSET
  698. /*
  699. * Get peer_meta_data from RX_MSDU_END
  700. */
  701. static inline uint32_t hal_rx_msdu_peer_meta_data_get_be(uint8_t *buf)
  702. {
  703. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  704. return HAL_RX_TLV_MSDU_PEER_META_DATA_GET(rx_pkt_tlvs);
  705. }
  706. #endif
  707. /*
  708. * hal_rx_mpdu_get_addr1_be(): API to check get address1 of the mpdu
  709. *
  710. * @buf: pointer to the start of RX PKT TLV headera
  711. * @mac_addr: pointer to mac address
  712. * Return: success/failure
  713. */
  714. static inline QDF_STATUS hal_rx_mpdu_get_addr1_be(uint8_t *buf,
  715. uint8_t *mac_addr)
  716. {
  717. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  718. struct __attribute__((__packed__)) hal_addr1 {
  719. uint32_t ad1_31_0;
  720. uint16_t ad1_47_32;
  721. };
  722. struct hal_addr1 *addr = (struct hal_addr1 *)mac_addr;
  723. uint32_t mac_addr_ad1_valid;
  724. mac_addr_ad1_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(
  725. rx_pkt_tlvs);
  726. if (mac_addr_ad1_valid) {
  727. addr->ad1_31_0 = HAL_RX_TLV_MPDU_AD1_31_0_GET(rx_pkt_tlvs);
  728. addr->ad1_47_32 = HAL_RX_TLV_MPDU_AD1_47_32_GET(rx_pkt_tlvs);
  729. return QDF_STATUS_SUCCESS;
  730. }
  731. return QDF_STATUS_E_FAILURE;
  732. }
  733. #ifndef CONFIG_WORD_BASED_TLV
  734. /**
  735. * hal_rx_mpdu_info_ampdu_flag_get_be(): get ampdu flag bit
  736. * from rx mpdu info
  737. * @buf: pointer to rx_pkt_tlvs
  738. *
  739. * Return: ampdu flag
  740. */
  741. static inline bool hal_rx_mpdu_info_ampdu_flag_get_be(uint8_t *buf)
  742. {
  743. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  744. return !!HAL_RX_TLV_AMPDU_FLAG_GET(rx_pkt_tlvs);
  745. }
  746. /**
  747. * hal_rx_get_qdesc_addr_be(): API to get qdesc address of reo
  748. * entrance ring desc
  749. *
  750. * @dst_ring_desc: reo dest ring descriptor (used for Lithium DP)
  751. * @buf: pointer to the start of RX PKT TLV headers
  752. * Return: qdesc address in reo destination ring buffer
  753. */
  754. static inline uint64_t hal_rx_get_qdesc_addr_be(uint8_t *dst_ring_desc,
  755. uint8_t *buf)
  756. {
  757. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  758. return (uint64_t)HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(rx_pkt_tlvs);
  759. }
  760. /*
  761. * @ hal_rx_print_pn_be: Prints the PN of rx packet.
  762. *
  763. * @ buf: rx_tlv_hdr of the received packet
  764. * @ Return: void
  765. */
  766. static inline void hal_rx_print_pn_be(uint8_t *buf)
  767. {
  768. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  769. uint32_t pn_31_0 = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  770. uint32_t pn_63_32 = HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs);
  771. uint32_t pn_95_64 = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  772. uint32_t pn_127_96 = HAL_RX_TLV_MPDU_PN_127_96_GET(rx_pkt_tlvs);
  773. hal_debug("PN number pn_127_96 0x%x pn_95_64 0x%x pn_63_32 0x%x pn_31_0 0x%x ",
  774. pn_127_96, pn_95_64, pn_63_32, pn_31_0);
  775. }
  776. static inline void hal_rx_tlv_get_pn_num_be(uint8_t *buf, uint64_t *pn_num)
  777. {
  778. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  779. pn_num[0] = HAL_RX_TLV_MPDU_PN_31_0_GET(pkt_tlvs);
  780. pn_num[0] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_63_32_GET(pkt_tlvs) << 32);
  781. pn_num[1] = HAL_RX_TLV_MPDU_PN_95_64_GET(pkt_tlvs);
  782. pn_num[1] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_127_96_GET(pkt_tlvs) << 32);
  783. }
  784. /*
  785. * hal_rx_mpdu_get_addr4_be(): API to get address4 of the mpdu
  786. * in the packet
  787. *
  788. * @buf: pointer to the start of RX PKT TLV header
  789. * @mac_addr: pointer to mac address
  790. * Return: success/failure
  791. */
  792. static inline QDF_STATUS hal_rx_mpdu_get_addr4_be(uint8_t *buf,
  793. uint8_t *mac_addr)
  794. {
  795. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  796. struct __attribute__((__packed__)) hal_addr4 {
  797. uint32_t ad4_31_0;
  798. uint16_t ad4_47_32;
  799. };
  800. struct hal_addr4 *addr = (struct hal_addr4 *)mac_addr;
  801. uint32_t mac_addr_ad4_valid;
  802. mac_addr_ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(pkt_tlvs);
  803. if (mac_addr_ad4_valid) {
  804. addr->ad4_31_0 = HAL_RX_TLV_MPDU_AD4_31_0_GET(pkt_tlvs);
  805. addr->ad4_47_32 = HAL_RX_TLV_MPDU_AD4_47_32_GET(pkt_tlvs);
  806. return QDF_STATUS_SUCCESS;
  807. }
  808. return QDF_STATUS_E_FAILURE;
  809. }
  810. /**
  811. * hal_rx_priv_info_set_in_tlv_be(): Save the private info to
  812. * the reserved bytes of rx_tlv_hdr
  813. * @buf: start of rx_tlv_hdr
  814. * @priv_data: hal_wbm_err_desc_info structure
  815. * @len: length of the private data
  816. * Return: void
  817. */
  818. static inline void hal_rx_priv_info_set_in_tlv_be(uint8_t *buf,
  819. uint8_t *priv_data,
  820. uint32_t len)
  821. {
  822. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  823. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  824. RX_BE_PADDING0_BYTES : len;
  825. qdf_mem_copy(pkt_tlvs->rx_padding0, priv_data, copy_len);
  826. }
  827. /**
  828. * hal_rx_priv_info_get_from_tlv_be(): retrieve the private data from
  829. * the reserved bytes of rx_tlv_hdr.
  830. * @buf: start of rx_tlv_hdr
  831. * @priv_data: Handle to get the private data, output parameter.
  832. * @len: length of the private data
  833. * Return: void
  834. */
  835. static inline void hal_rx_priv_info_get_from_tlv_be(uint8_t *buf,
  836. uint8_t *priv_data,
  837. uint32_t len)
  838. {
  839. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  840. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  841. RX_BE_PADDING0_BYTES : len;
  842. qdf_mem_copy(priv_data, pkt_tlvs->rx_padding0, copy_len);
  843. }
  844. /**
  845. * hal_rx_tlv_l3_type_get_be(): API to get the l3 type
  846. * from rx_msdu_start TLV
  847. *
  848. * @buf: pointer to the start of RX PKT TLV headers
  849. * Return: uint32_t(l3 type)
  850. */
  851. static inline uint32_t hal_rx_tlv_l3_type_get_be(uint8_t *buf)
  852. {
  853. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  854. return HAL_RX_TLV_L3_TYPE_GET(rx_pkt_tlvs);
  855. }
  856. /**
  857. * hal_rx_hw_desc_get_ppduid_get_be(): retrieve ppdu id
  858. * @rx_tlv_hdr: start address of rx_pkt_tlvs
  859. * @rxdma_dst_ring_desc: Rx HW descriptor
  860. *
  861. * Return: ppdu id
  862. */
  863. static inline uint32_t
  864. hal_rx_hw_desc_get_ppduid_get_be(void *rx_tlv_hdr, void *rxdma_dst_ring_desc)
  865. {
  866. struct rx_pkt_tlvs *rx_pkt_tlvs =
  867. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  868. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  869. }
  870. /*
  871. * hal_rx_tlv_phy_ppdu_id_get(): get phy_ppdu_id value
  872. * from rx attention
  873. * @buf: pointer to rx_pkt_tlvs
  874. *
  875. * Return: phy_ppdu_id
  876. */
  877. static inline uint16_t hal_rx_tlv_phy_ppdu_id_get_be(uint8_t *buf)
  878. {
  879. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  880. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  881. }
  882. /*
  883. * hal_rx_attn_phy_ppdu_id_get(): get phy_ppdu_id value
  884. * from rx attention
  885. * @buf: pointer to rx_pkt_tlvs
  886. *
  887. * Return: phy_ppdu_id
  888. */
  889. static inline uint16_t hal_rx_attn_phy_ppdu_id_get_be(uint8_t *buf)
  890. {
  891. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  892. uint16_t phy_ppdu_id;
  893. phy_ppdu_id = HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  894. return phy_ppdu_id;
  895. }
  896. static inline uint32_t
  897. hal_rx_get_ppdu_id_be(uint8_t *buf)
  898. {
  899. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  900. return HAL_RX_GET_PPDU_ID(rx_pkt_tlvs);
  901. }
  902. /*
  903. * hal_rx_mpdu_peer_meta_data_set: set peer meta data in RX mpdu start tlv
  904. *
  905. * @buf: rx_tlv_hdr of the received packet
  906. * @peer_mdata: peer meta data to be set.
  907. * Return: void
  908. */
  909. static inline void
  910. hal_rx_mpdu_peer_meta_data_set_be(uint8_t *buf, uint32_t peer_mdata)
  911. {
  912. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  913. HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs) = peer_mdata;
  914. }
  915. /*
  916. * Get peer_meta_data from RX_MPDU_INFO within RX_MPDU_START
  917. */
  918. static inline uint32_t hal_rx_mpdu_peer_meta_data_get_be(uint8_t *buf)
  919. {
  920. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  921. return HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs);
  922. }
  923. static inline uint8_t hal_rx_get_filter_category_be(uint8_t *buf)
  924. {
  925. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  926. return HAL_RX_GET_FILTER_CATEGORY(rx_pkt_tlvs);
  927. }
  928. /**
  929. * hal_rx_is_unicast_be: check packet is unicast frame or not.
  930. *
  931. * @ buf: pointer to rx pkt TLV.
  932. * Return: true on unicast.
  933. */
  934. static inline bool hal_rx_is_unicast_be(uint8_t *buf)
  935. {
  936. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  937. uint32_t grp_id;
  938. grp_id = HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(rx_pkt_tlvs);
  939. return (HAL_MPDU_SW_FRAME_GROUP_UNICAST_DATA == grp_id) ? true : false;
  940. }
  941. #else
  942. #define IS_ADDR_MULTICAST(_a) (*(_a) & 0x01)
  943. /**
  944. * hal_rx_is_unicast_be: check packet is unicast frame or not.
  945. *
  946. * @ buf: pointer to rx pkt TLV.
  947. * Return: true on unicast.
  948. */
  949. static inline bool hal_rx_is_unicast_be(uint8_t *buf)
  950. {
  951. uint8_t mac[QDF_MAC_ADDR_SIZE] = {0};
  952. hal_rx_mpdu_get_addr1_be(buf, &mac[0]);
  953. return !IS_ADDR_MULTICAST(mac);
  954. }
  955. /**
  956. * hal_rx_priv_info_set_in_tlv_be(): Save the private info to
  957. * the reserved bytes of rx_tlv_hdr
  958. * @buf: start of rx_tlv_hdr
  959. * @priv_data: hal_wbm_err_desc_info structure
  960. * @len: length of the private data
  961. * Return: void
  962. */
  963. static inline void hal_rx_priv_info_set_in_tlv_be(uint8_t *buf,
  964. uint8_t *priv_data,
  965. uint32_t len)
  966. {
  967. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  968. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  969. RX_BE_PADDING0_BYTES : len;
  970. qdf_mem_copy(&(HAL_RX_MSDU_END(pkt_tlvs).ppdu_start_timestamp_63_32),
  971. priv_data, copy_len);
  972. }
  973. /**
  974. * hal_rx_priv_info_get_from_tlv_be(): retrieve the private data from
  975. * the reserved bytes of rx_tlv_hdr.
  976. * @buf: start of rx_tlv_hdr
  977. * @priv_data: Handle to get the private data, output parameter.
  978. * @len: length of the private data
  979. * Return: void
  980. */
  981. static inline void hal_rx_priv_info_get_from_tlv_be(uint8_t *buf,
  982. uint8_t *priv_data,
  983. uint32_t len)
  984. {
  985. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  986. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  987. RX_BE_PADDING0_BYTES : len;
  988. qdf_mem_copy(priv_data,
  989. &(HAL_RX_MSDU_END(pkt_tlvs).ppdu_start_timestamp_63_32),
  990. copy_len);
  991. }
  992. /*
  993. * @ hal_rx_print_pn_be: Prints the PN of rx packet.
  994. *
  995. * @ buf: rx_tlv_hdr of the received packet
  996. * @ Return: void
  997. */
  998. static inline void hal_rx_print_pn_be(uint8_t *buf)
  999. {
  1000. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1001. uint32_t pn_31_0 = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  1002. uint32_t pn_63_32 = HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs);
  1003. uint32_t pn_95_64 = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  1004. hal_debug("PN number pn_95_64 0x%x pn_63_32 0x%x pn_31_0 0x%x ",
  1005. pn_95_64, pn_63_32, pn_31_0);
  1006. }
  1007. static inline void hal_rx_tlv_get_pn_num_be(uint8_t *buf, uint64_t *pn_num)
  1008. {
  1009. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1010. pn_num[0] = HAL_RX_TLV_MPDU_PN_31_0_GET(pkt_tlvs);
  1011. pn_num[0] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_63_32_GET(pkt_tlvs) << 32);
  1012. pn_num[1] = HAL_RX_TLV_MPDU_PN_95_64_GET(pkt_tlvs);
  1013. }
  1014. #endif
  1015. /**
  1016. * hal_rx_tlv_msdu_len_get(): API to get the MSDU length
  1017. * from rx_msdu_start TLV
  1018. *
  1019. * @ buf: pointer to the start of RX PKT TLV headers
  1020. * Return: msdu length
  1021. */
  1022. static inline uint32_t hal_rx_tlv_msdu_len_get_be(uint8_t *buf)
  1023. {
  1024. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1025. return HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  1026. }
  1027. /**
  1028. * hal_rx_tlv_msdu_len_set(): API to set the MSDU length
  1029. * from rx_msdu_start TLV
  1030. *
  1031. * @buf: pointer to the start of RX PKT TLV headers
  1032. * @len: msdu length
  1033. *
  1034. * Return: none
  1035. */
  1036. static inline void hal_rx_tlv_msdu_len_set_be(uint8_t *buf, uint32_t len)
  1037. {
  1038. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1039. HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs) = len;
  1040. }
  1041. /*
  1042. * hal_rx_tlv_bw_get(): API to get the Bandwidth
  1043. * Interval from rx_msdu_start
  1044. *
  1045. * @buf: pointer to the start of RX PKT TLV header
  1046. * Return: uint32_t(bw)
  1047. */
  1048. static inline uint32_t hal_rx_tlv_bw_get_be(uint8_t *buf)
  1049. {
  1050. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1051. return HAL_RX_TLV_BW_GET(rx_pkt_tlvs);
  1052. }
  1053. /**
  1054. * hal_rx_tlv_toeplitz_get: API to get the toeplitz hash
  1055. * from rx_msdu_start TLV
  1056. *
  1057. * @ buf: pointer to the start of RX PKT TLV headers
  1058. * Return: toeplitz hash
  1059. */
  1060. static inline uint32_t hal_rx_tlv_toeplitz_get_be(uint8_t *buf)
  1061. {
  1062. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1063. return HAL_RX_TLV_FLOWID_TOEPLITZ_GET(rx_pkt_tlvs);
  1064. }
  1065. /**
  1066. * hal_rx_tlv_msdu_sgi_get(): API to get the Short Guard
  1067. * Interval from rx_msdu_start TLV
  1068. *
  1069. * @buf: pointer to the start of RX PKT TLV headers
  1070. * Return: uint32_t(sgi)
  1071. */
  1072. static inline uint32_t hal_rx_tlv_sgi_get_be(uint8_t *buf)
  1073. {
  1074. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1075. return HAL_RX_TLV_SGI_GET(rx_pkt_tlvs);
  1076. }
  1077. /**
  1078. * hal_rx_tlv_msdu_rate_mcs_get(): API to get the MCS rate
  1079. * from rx_msdu_start TLV
  1080. *
  1081. * @buf: pointer to the start of RX PKT TLV headers
  1082. * Return: uint32_t(rate_mcs)
  1083. */
  1084. static inline uint32_t hal_rx_tlv_rate_mcs_get_be(uint8_t *buf)
  1085. {
  1086. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1087. uint32_t rate_mcs;
  1088. rate_mcs = HAL_RX_TLV_RATE_MCS_GET(rx_pkt_tlvs);
  1089. return rate_mcs;
  1090. }
  1091. /*
  1092. * Get key index from RX_MSDU_END
  1093. */
  1094. /*
  1095. * hal_rx_msdu_get_keyid(): API to get the key id if the decrypted packet
  1096. * from rx_msdu_end
  1097. *
  1098. * @buf: pointer to the start of RX PKT TLV header
  1099. * Return: uint32_t(key id)
  1100. */
  1101. static inline uint8_t hal_rx_msdu_get_keyid_be(uint8_t *buf)
  1102. {
  1103. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1104. uint32_t keyid_octet;
  1105. keyid_octet = HAL_RX_TLV_KEYID_OCTET_GET(rx_pkt_tlvs);
  1106. return keyid_octet & 0x3;
  1107. }
  1108. /*
  1109. * hal_rx_tlv_get_rssi(): API to get the rssi of received pkt
  1110. * from rx_msdu_start
  1111. *
  1112. * @buf: pointer to the start of RX PKT TLV header
  1113. * Return: uint32_t(rssi)
  1114. */
  1115. static inline uint32_t hal_rx_tlv_get_rssi_be(uint8_t *buf)
  1116. {
  1117. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1118. uint32_t rssi;
  1119. rssi = HAL_RX_TLV_RSSI_GET(rx_pkt_tlvs);
  1120. return rssi;
  1121. }
  1122. /*
  1123. * hal_rx_tlv_get_freq(): API to get the frequency of operating channel
  1124. * from rx_msdu_start
  1125. *
  1126. * @buf: pointer to the start of RX PKT TLV header
  1127. * Return: uint32_t(frequency)
  1128. */
  1129. static inline uint32_t hal_rx_tlv_get_freq_be(uint8_t *buf)
  1130. {
  1131. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1132. uint32_t freq;
  1133. freq = HAL_RX_TLV_FREQ_GET(rx_pkt_tlvs);
  1134. return freq;
  1135. }
  1136. /*
  1137. * hal_rx_tlv_get_pkt_type(): API to get the pkt type
  1138. * from rx_msdu_start
  1139. *
  1140. * @buf: pointer to the start of RX PKT TLV header
  1141. * Return: uint32_t(pkt type)
  1142. */
  1143. static inline uint32_t hal_rx_tlv_get_pkt_type_be(uint8_t *buf)
  1144. {
  1145. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1146. uint32_t pkt_type;
  1147. pkt_type = HAL_RX_TLV_PKT_TYPE_GET(rx_pkt_tlvs);
  1148. return pkt_type;
  1149. }
  1150. /*******************************************************************************
  1151. * RX ERROR APIS
  1152. ******************************************************************************/
  1153. /**
  1154. * hal_rx_tlv_decrypt_err_get(): API to get the Decrypt ERR
  1155. * from rx_mpdu_end TLV
  1156. *
  1157. * @buf: pointer to the start of RX PKT TLV headers
  1158. * Return: uint32_t(decrypt_err)
  1159. */
  1160. static inline uint32_t hal_rx_tlv_decrypt_err_get_be(uint8_t *buf)
  1161. {
  1162. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1163. uint32_t decrypt_err;
  1164. decrypt_err = HAL_RX_TLV_DECRYPT_ERR_GET(rx_pkt_tlvs);
  1165. return decrypt_err;
  1166. }
  1167. /**
  1168. * hal_rx_tlv_mic_err_get(): API to get the MIC ERR
  1169. * from rx_tlv TLV
  1170. *
  1171. * @buf: pointer to the start of RX PKT TLV headers
  1172. * Return: uint32_t(mic_err)
  1173. */
  1174. static inline uint32_t hal_rx_tlv_mic_err_get_be(uint8_t *buf)
  1175. {
  1176. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1177. uint32_t mic_err;
  1178. mic_err = HAL_RX_TLV_MIC_ERR_GET(rx_pkt_tlvs);
  1179. return mic_err;
  1180. }
  1181. /**
  1182. * hal_get_reo_ent_desc_qdesc_addr_be(): API to get qdesc address of reo
  1183. * entrance ring desc
  1184. *
  1185. * @desc: reo entrance ring descriptor
  1186. * Return: qdesc address
  1187. */
  1188. static inline uint8_t *hal_get_reo_ent_desc_qdesc_addr_be(uint8_t *desc)
  1189. {
  1190. return desc + REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_31_0_OFFSET;
  1191. }
  1192. /**
  1193. * hal_set_reo_ent_desc_reo_dest_ind_be(): API to set reo destination
  1194. * indication of reo entrance ring desc
  1195. *
  1196. * @desc: reo ent ring descriptor
  1197. * @dst_ind: reo destination indication value
  1198. * Return: None
  1199. */
  1200. static inline void
  1201. hal_set_reo_ent_desc_reo_dest_ind_be(uint8_t *desc, uint32_t dst_ind)
  1202. {
  1203. HAL_RX_FLD_SET(desc, REO_ENTRANCE_RING,
  1204. REO_DESTINATION_INDICATION, dst_ind);
  1205. }
  1206. /**
  1207. * hal_rx_mpdu_sequence_number_get() - Get mpdu sequence number
  1208. * @buf: pointer to packet buffer
  1209. *
  1210. * Return: mpdu sequence
  1211. */
  1212. static inline int hal_rx_mpdu_sequence_number_get_be(uint8_t *buf)
  1213. {
  1214. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1215. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  1216. }
  1217. /**
  1218. * hal_rx_msdu_packet_metadata_get(): API to get the
  1219. * msdu information from rx_msdu_end TLV
  1220. *
  1221. * @ buf: pointer to the start of RX PKT TLV headers
  1222. * @ hal_rx_msdu_metadata: pointer to the msdu info structure
  1223. */
  1224. static inline void
  1225. hal_rx_msdu_packet_metadata_get_generic_be(uint8_t *buf,
  1226. void *pkt_msdu_metadata)
  1227. {
  1228. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1229. struct hal_rx_msdu_metadata *msdu_metadata =
  1230. (struct hal_rx_msdu_metadata *)pkt_msdu_metadata;
  1231. msdu_metadata->l3_hdr_pad =
  1232. HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  1233. msdu_metadata->sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  1234. msdu_metadata->da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  1235. msdu_metadata->sa_sw_peer_id =
  1236. HAL_RX_TLV_SA_SW_PEER_ID_GET(rx_pkt_tlvs);
  1237. }
  1238. /*
  1239. * hal_rx_msdu_start_nss_get_kiwi(): API to get the NSS
  1240. * Interval from rx_msdu_start
  1241. *
  1242. * @buf: pointer to the start of RX PKT TLV header
  1243. * Return: uint32_t(nss)
  1244. */
  1245. static inline uint32_t hal_rx_tlv_nss_get_be(uint8_t *buf)
  1246. {
  1247. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1248. uint8_t mimo_ss_bitmap;
  1249. mimo_ss_bitmap = HAL_RX_TLV_MIMO_SS_BITMAP(rx_pkt_tlvs);
  1250. return qdf_get_hweight8(mimo_ss_bitmap);
  1251. }
  1252. #ifdef GET_MSDU_AGGREGATION
  1253. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)\
  1254. {\
  1255. bool first_msdu, last_msdu; \
  1256. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_desc);\
  1257. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_desc);\
  1258. if (first_msdu && last_msdu)\
  1259. rs->rs_flags &= (~IEEE80211_AMSDU_FLAG);\
  1260. else\
  1261. rs->rs_flags |= (IEEE80211_AMSDU_FLAG); \
  1262. } \
  1263. #define HAL_RX_SET_MSDU_AGGREGATION((rs_mpdu), (rs_ppdu))\
  1264. {\
  1265. if (rs_mpdu->rs_flags & IEEE80211_AMSDU_FLAG)\
  1266. rs_ppdu->rs_flags |= IEEE80211_AMSDU_FLAG;\
  1267. } \
  1268. #else
  1269. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)
  1270. #define HAL_RX_SET_MSDU_AGGREGATION(rs_mpdu, rs_ppdu)
  1271. #endif
  1272. /**
  1273. * hal_rx_mon_hw_desc_get_mpdu_status_be(): Retrieve MPDU status
  1274. *
  1275. * @ hw_desc_addr: Start address of Rx HW TLVs
  1276. * @ rs: Status for monitor mode
  1277. *
  1278. * Return: void
  1279. */
  1280. static inline void
  1281. hal_rx_mon_hw_desc_get_mpdu_status_be(void *hw_desc_addr,
  1282. struct mon_rx_status *rs)
  1283. {
  1284. uint32_t reg_value;
  1285. struct rx_pkt_tlvs *rx_desc =
  1286. (struct rx_pkt_tlvs *)hw_desc_addr;
  1287. const uint32_t sgi_hw_to_cdp[] = {
  1288. CDP_SGI_0_8_US,
  1289. CDP_SGI_0_4_US,
  1290. CDP_SGI_1_6_US,
  1291. CDP_SGI_3_2_US,
  1292. };
  1293. HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs);
  1294. rs->ant_signal_db = HAL_RX_TLV_ANT_SIGNAL_DB_GET(rx_desc);
  1295. rs->is_stbc = HAL_RX_TLV_STBC_GET(rx_desc);
  1296. reg_value = HAL_RX_TLV_SGI_GET(rx_desc);
  1297. rs->sgi = sgi_hw_to_cdp[reg_value];
  1298. reg_value = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_desc);
  1299. rs->beamformed = (reg_value == HAL_RX_RECEPTION_TYPE_MU_MIMO) ? 1 : 0;
  1300. /* TODO: rs->beamformed should be set for SU beamforming also */
  1301. }
  1302. static inline uint32_t hal_rx_tlv_tid_get_be(uint8_t *buf)
  1303. {
  1304. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1305. uint32_t tid;
  1306. tid = HAL_RX_TLV_TID_GET(rx_pkt_tlvs);
  1307. return tid;
  1308. }
  1309. /*
  1310. * hal_rx_tlv_reception_type_get(): API to get the reception type
  1311. * Interval from rx_msdu_start
  1312. *
  1313. * @buf: pointer to the start of RX PKT TLV header
  1314. * Return: uint32_t(reception_type)
  1315. */
  1316. static inline
  1317. uint32_t hal_rx_tlv_reception_type_get_be(uint8_t *buf)
  1318. {
  1319. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1320. uint32_t reception_type;
  1321. reception_type = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_pkt_tlvs);
  1322. return reception_type;
  1323. }
  1324. /**
  1325. * hal_rx_msdu_end_da_idx_get_be: API to get da_idx
  1326. * from rx_msdu_end TLV
  1327. *
  1328. * @ buf: pointer to the start of RX PKT TLV headers
  1329. * Return: da index
  1330. */
  1331. static inline uint16_t hal_rx_msdu_end_da_idx_get_be(uint8_t *buf)
  1332. {
  1333. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1334. uint16_t da_idx;
  1335. da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  1336. return da_idx;
  1337. }
  1338. /**
  1339. * hal_rx_get_rx_fragment_number_be(): Function to retrieve rx fragment number
  1340. *
  1341. * @nbuf: Network buffer
  1342. * Returns: rx fragment number
  1343. */
  1344. static inline
  1345. uint8_t hal_rx_get_rx_fragment_number_be(uint8_t *buf)
  1346. {
  1347. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1348. /* Return first 4 bits as fragment number */
  1349. return (HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs) &
  1350. DOT11_SEQ_FRAG_MASK);
  1351. }
  1352. /**
  1353. * hal_rx_msdu_end_da_is_mcbc_get_be(): API to check if pkt is MCBC
  1354. * from rx_msdu_end TLV
  1355. *
  1356. * @ buf: pointer to the start of RX PKT TLV headers
  1357. * Return: da_is_mcbc
  1358. */
  1359. static inline uint8_t
  1360. hal_rx_tlv_da_is_mcbc_get_be(uint8_t *buf)
  1361. {
  1362. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1363. return HAL_RX_TLV_DA_IS_MCBC_GET(rx_pkt_tlvs);
  1364. }
  1365. /**
  1366. * hal_rx_tlv_is_tkip_mic_err_get_be(): API to get tkip Mic error
  1367. * from rx_msdu_end TLV
  1368. *
  1369. * @ buf: pointer to the start of RX PKT TLV headers
  1370. * Return: tkip_mic_err
  1371. */
  1372. static inline uint8_t
  1373. hal_rx_tlv_is_tkip_mic_err_get_be(uint8_t *buf)
  1374. {
  1375. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1376. return HAL_RX_TLV_IS_TKIP_MIC_ERR_GET(rx_pkt_tlvs);
  1377. }
  1378. /**
  1379. * hal_rx_tlvd_sa_is_valid_get_be(): API to get the sa_is_valid bit from
  1380. * rx_msdu_end TLV
  1381. *
  1382. * @ buf: pointer to the start of RX PKT TLV headers
  1383. * Return: sa_is_valid bit
  1384. */
  1385. static inline uint8_t
  1386. hal_rx_tlv_sa_is_valid_get_be(uint8_t *buf)
  1387. {
  1388. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1389. uint8_t sa_is_valid;
  1390. sa_is_valid = HAL_RX_TLV_SA_IS_VALID_GET(rx_pkt_tlvs);
  1391. return sa_is_valid;
  1392. }
  1393. /**
  1394. * hal_rx_tlv_sa_idx_get_be(): API to get the sa_idx from rx_msdu_end TLV
  1395. *
  1396. * @ buf: pointer to the start of RX PKT TLV headers
  1397. * Return: sa_idx (SA AST index)
  1398. */
  1399. static inline
  1400. uint16_t hal_rx_tlv_sa_idx_get_be(uint8_t *buf)
  1401. {
  1402. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1403. uint16_t sa_idx;
  1404. sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  1405. return sa_idx;
  1406. }
  1407. /**
  1408. * hal_rx_desc_is_first_msdu_be() - Check if first msdu
  1409. *
  1410. * @hal_soc_hdl: hal_soc handle
  1411. * @hw_desc_addr: hardware descriptor address
  1412. *
  1413. * Return: 0 - success/ non-zero failure
  1414. */
  1415. static inline uint32_t hal_rx_desc_is_first_msdu_be(void *hw_desc_addr)
  1416. {
  1417. struct rx_pkt_tlvs *rx_pkt_tlvs =
  1418. (struct rx_pkt_tlvs *)hw_desc_addr;
  1419. return HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  1420. }
  1421. /**
  1422. * hal_rx_tlv_l3_hdr_padding_get_be(): API to get the l3_header padding
  1423. * from rx_msdu_end TLV
  1424. *
  1425. * @ buf: pointer to the start of RX PKT TLV headers
  1426. * Return: number of l3 header padding bytes
  1427. */
  1428. static inline uint32_t hal_rx_tlv_l3_hdr_padding_get_be(uint8_t *buf)
  1429. {
  1430. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1431. uint32_t l3_header_padding;
  1432. l3_header_padding = HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  1433. return l3_header_padding;
  1434. }
  1435. /*
  1436. * @ hal_rx_encryption_info_valid_be: Returns encryption type.
  1437. *
  1438. * @ buf: rx_tlv_hdr of the received packet
  1439. * @ Return: encryption type
  1440. */
  1441. static inline uint32_t hal_rx_encryption_info_valid_be(uint8_t *buf)
  1442. {
  1443. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1444. uint32_t encryption_info =
  1445. HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(rx_pkt_tlvs);
  1446. return encryption_info;
  1447. }
  1448. /**
  1449. * hal_rx_tlv_first_msdu_get_be: API to get first msdu status
  1450. * from rx_msdu_end TLV
  1451. *
  1452. * @ buf: pointer to the start of RX PKT TLV headers
  1453. * Return: first_msdu
  1454. */
  1455. static inline uint8_t hal_rx_tlv_first_msdu_get_be(uint8_t *buf)
  1456. {
  1457. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1458. uint8_t first_msdu;
  1459. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  1460. return first_msdu;
  1461. }
  1462. /**
  1463. * hal_rx_tlv_da_is_valid_get_be: API to check if da is valid
  1464. * from rx_msdu_end TLV
  1465. *
  1466. * @ buf: pointer to the start of RX PKT TLV headers
  1467. * Return: da_is_valid
  1468. */
  1469. static inline uint8_t hal_rx_tlv_da_is_valid_get_be(uint8_t *buf)
  1470. {
  1471. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1472. uint8_t da_is_valid;
  1473. da_is_valid = HAL_RX_TLV_DA_IS_VALID_GET(rx_pkt_tlvs);
  1474. return da_is_valid;
  1475. }
  1476. /**
  1477. * hal_rx_tlv_last_msdu_get_be: API to get last msdu status
  1478. * from rx_msdu_end TLV
  1479. *
  1480. * @ buf: pointer to the start of RX PKT TLV headers
  1481. * Return: last_msdu
  1482. */
  1483. static inline uint8_t hal_rx_tlv_last_msdu_get_be(uint8_t *buf)
  1484. {
  1485. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1486. uint8_t last_msdu;
  1487. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_pkt_tlvs);
  1488. return last_msdu;
  1489. }
  1490. /*
  1491. * hal_rx_get_mpdu_mac_ad4_valid_be(): Retrieves if mpdu 4th addr is valid
  1492. *
  1493. * @nbuf: Network buffer
  1494. * Returns: value of mpdu 4th address valid field
  1495. */
  1496. static inline bool hal_rx_get_mpdu_mac_ad4_valid_be(uint8_t *buf)
  1497. {
  1498. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1499. bool ad4_valid = 0;
  1500. ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(rx_pkt_tlvs);
  1501. return ad4_valid;
  1502. }
  1503. /**
  1504. * hal_rx_mpdu_start_sw_peer_id_get_be: Retrieve sw peer_id
  1505. * @buf: network buffer
  1506. *
  1507. * Return: sw peer_id
  1508. */
  1509. static inline uint32_t hal_rx_mpdu_start_sw_peer_id_get_be(uint8_t *buf)
  1510. {
  1511. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1512. return HAL_RX_TLV_SW_PEER_ID_GET(rx_pkt_tlvs);
  1513. }
  1514. /**
  1515. * hal_rx_mpdu_get_to_ds_be(): API to get the tods info
  1516. * from rx_mpdu_start
  1517. *
  1518. * @buf: pointer to the start of RX PKT TLV header
  1519. * Return: uint32_t(to_ds)
  1520. */
  1521. static inline uint32_t hal_rx_mpdu_get_to_ds_be(uint8_t *buf)
  1522. {
  1523. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1524. return HAL_RX_TLV_MPDU_GET_TODS(rx_pkt_tlvs);
  1525. }
  1526. /*
  1527. * hal_rx_mpdu_get_fr_ds_be(): API to get the from ds info
  1528. * from rx_mpdu_start
  1529. *
  1530. * @buf: pointer to the start of RX PKT TLV header
  1531. * Return: uint32_t(fr_ds)
  1532. */
  1533. static inline uint32_t hal_rx_mpdu_get_fr_ds_be(uint8_t *buf)
  1534. {
  1535. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1536. return HAL_RX_TLV_MPDU_GET_FROMDS(rx_pkt_tlvs);
  1537. }
  1538. /*
  1539. * hal_rx_get_mpdu_frame_control_valid_be(): Retrieves mpdu
  1540. * frame control valid
  1541. *
  1542. * @nbuf: Network buffer
  1543. * Returns: value of frame control valid field
  1544. */
  1545. static inline uint8_t hal_rx_get_mpdu_frame_control_valid_be(uint8_t *buf)
  1546. {
  1547. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1548. return HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(rx_pkt_tlvs);
  1549. }
  1550. /*
  1551. * hal_rx_mpdu_get_addr2_be(): API to check get address2 of the mpdu
  1552. * in the packet
  1553. *
  1554. * @buf: pointer to the start of RX PKT TLV header
  1555. * @mac_addr: pointer to mac address
  1556. * Return: success/failure
  1557. */
  1558. static inline QDF_STATUS hal_rx_mpdu_get_addr2_be(uint8_t *buf,
  1559. uint8_t *mac_addr)
  1560. {
  1561. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1562. struct __attribute__((__packed__)) hal_addr2 {
  1563. uint16_t ad2_15_0;
  1564. uint32_t ad2_47_16;
  1565. };
  1566. struct hal_addr2 *addr = (struct hal_addr2 *)mac_addr;
  1567. uint32_t mac_addr_ad2_valid;
  1568. mac_addr_ad2_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  1569. if (mac_addr_ad2_valid) {
  1570. addr->ad2_15_0 = HAL_RX_TLV_MPDU_AD2_15_0_GET(rx_pkt_tlvs);
  1571. addr->ad2_47_16 = HAL_RX_TLV_MPDU_AD2_47_16_GET(rx_pkt_tlvs);
  1572. return QDF_STATUS_SUCCESS;
  1573. }
  1574. return QDF_STATUS_E_FAILURE;
  1575. }
  1576. /*
  1577. * hal_rx_mpdu_get_addr3_be(): API to get address3 of the mpdu
  1578. * in the packet
  1579. *
  1580. * @buf: pointer to the start of RX PKT TLV header
  1581. * @mac_addr: pointer to mac address
  1582. * Return: success/failure
  1583. */
  1584. static inline QDF_STATUS hal_rx_mpdu_get_addr3_be(uint8_t *buf,
  1585. uint8_t *mac_addr)
  1586. {
  1587. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1588. struct __attribute__((__packed__)) hal_addr3 {
  1589. uint32_t ad3_31_0;
  1590. uint16_t ad3_47_32;
  1591. };
  1592. struct hal_addr3 *addr = (struct hal_addr3 *)mac_addr;
  1593. uint32_t mac_addr_ad3_valid;
  1594. mac_addr_ad3_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(rx_pkt_tlvs);
  1595. if (mac_addr_ad3_valid) {
  1596. addr->ad3_31_0 = HAL_RX_TLV_MPDU_AD3_31_0_GET(rx_pkt_tlvs);
  1597. addr->ad3_47_32 = HAL_RX_TLV_MPDU_AD3_47_32_GET(rx_pkt_tlvs);
  1598. return QDF_STATUS_SUCCESS;
  1599. }
  1600. return QDF_STATUS_E_FAILURE;
  1601. }
  1602. /*
  1603. * hal_rx_get_mpdu_sequence_control_valid_be(): Get mpdu
  1604. * sequence control valid
  1605. *
  1606. * @nbuf: Network buffer
  1607. * Returns: value of sequence control valid field
  1608. */
  1609. static inline uint8_t hal_rx_get_mpdu_sequence_control_valid_be(uint8_t *buf)
  1610. {
  1611. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1612. return HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(rx_pkt_tlvs);
  1613. }
  1614. /**
  1615. * hal_rx_tid_get_be: get tid based on qos control valid.
  1616. * @hal_soc_hdl: hal_soc handle
  1617. * @ buf: pointer to rx pkt TLV.
  1618. *
  1619. * Return: tid
  1620. */
  1621. static inline uint32_t hal_rx_tid_get_be(hal_soc_handle_t hal_soc_hdl,
  1622. uint8_t *buf)
  1623. {
  1624. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1625. uint8_t qos_control_valid =
  1626. HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(rx_pkt_tlvs);
  1627. if (qos_control_valid)
  1628. return hal_rx_tlv_tid_get_be(buf);
  1629. return HAL_RX_NON_QOS_TID;
  1630. }
  1631. static inline
  1632. uint8_t hal_rx_get_fc_valid_be(uint8_t *buf)
  1633. {
  1634. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1635. return HAL_RX_TLV_GET_FC_VALID(rx_pkt_tlvs);
  1636. }
  1637. static inline uint8_t hal_rx_get_to_ds_flag_be(uint8_t *buf)
  1638. {
  1639. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1640. return HAL_RX_TLV_GET_TO_DS_FLAG(rx_pkt_tlvs);
  1641. }
  1642. static inline uint8_t hal_rx_get_mac_addr2_valid_be(uint8_t *buf)
  1643. {
  1644. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1645. return HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  1646. }
  1647. /**
  1648. * hal_rx_msdu_flow_idx_get_be: API to get flow index
  1649. * from rx_msdu_end TLV
  1650. * @buf: pointer to the start of RX PKT TLV headers
  1651. *
  1652. * Return: flow index value from MSDU END TLV
  1653. */
  1654. static inline uint32_t hal_rx_msdu_flow_idx_get_be(uint8_t *buf)
  1655. {
  1656. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1657. return HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1658. }
  1659. /**
  1660. * hal_rx_msdu_get_reo_destination_indication_be: API to get
  1661. * reo_destination_indication from rx_msdu_end TLV
  1662. * @buf: pointer to the start of RX PKT TLV headers
  1663. * @reo_destination_indication: pointer to return value of
  1664. * reo_destination_indication
  1665. *
  1666. * Return: none
  1667. */
  1668. static inline void
  1669. hal_rx_msdu_get_reo_destination_indication_be(uint8_t *buf,
  1670. uint32_t *reo_destination_indication)
  1671. {
  1672. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1673. *reo_destination_indication = HAL_RX_TLV_REO_DEST_IND_GET(pkt_tlvs);
  1674. }
  1675. /**
  1676. * hal_rx_msdu_flow_idx_invalid_be: API to get flow index invalid
  1677. * from rx_msdu_end TLV
  1678. * @buf: pointer to the start of RX PKT TLV headers
  1679. *
  1680. * Return: flow index invalid value from MSDU END TLV
  1681. */
  1682. static inline bool hal_rx_msdu_flow_idx_invalid_be(uint8_t *buf)
  1683. {
  1684. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1685. return HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1686. }
  1687. /**
  1688. * hal_rx_msdu_flow_idx_timeout_be: API to get flow index timeout
  1689. * from rx_msdu_end TLV
  1690. * @buf: pointer to the start of RX PKT TLV headers
  1691. *
  1692. * Return: flow index timeout value from MSDU END TLV
  1693. */
  1694. static inline bool hal_rx_msdu_flow_idx_timeout_be(uint8_t *buf)
  1695. {
  1696. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1697. return HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1698. }
  1699. /**
  1700. * hal_rx_msdu_fse_metadata_get_be: API to get FSE metadata
  1701. * from rx_msdu_end TLV
  1702. * @buf: pointer to the start of RX PKT TLV headers
  1703. *
  1704. * Return: fse metadata value from MSDU END TLV
  1705. */
  1706. static inline uint32_t hal_rx_msdu_fse_metadata_get_be(uint8_t *buf)
  1707. {
  1708. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1709. return HAL_RX_TLV_FSE_METADATA_GET(pkt_tlvs);
  1710. }
  1711. /**
  1712. * hal_rx_msdu_cce_metadata_get_be: API to get CCE metadata
  1713. * from rx_msdu_end TLV
  1714. * @buf: pointer to the start of RX PKT TLV headers
  1715. *
  1716. * Return: cce_metadata
  1717. */
  1718. static inline uint16_t
  1719. hal_rx_msdu_cce_metadata_get_be(uint8_t *buf)
  1720. {
  1721. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1722. return HAL_RX_TLV_CCE_METADATA_GET(pkt_tlvs);
  1723. }
  1724. /**
  1725. * hal_rx_msdu_get_flow_params_be: API to get flow index, flow index invalid
  1726. * and flow index timeout from rx_msdu_end TLV
  1727. * @buf: pointer to the start of RX PKT TLV headers
  1728. * @flow_invalid: pointer to return value of flow_idx_valid
  1729. * @flow_timeout: pointer to return value of flow_idx_timeout
  1730. * @flow_index: pointer to return value of flow_idx
  1731. *
  1732. * Return: none
  1733. */
  1734. static inline void
  1735. hal_rx_msdu_get_flow_params_be(uint8_t *buf,
  1736. bool *flow_invalid,
  1737. bool *flow_timeout,
  1738. uint32_t *flow_index)
  1739. {
  1740. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1741. *flow_invalid = HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1742. *flow_timeout = HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1743. *flow_index = HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1744. }
  1745. /**
  1746. * hal_rx_tlv_get_tcp_chksum_be() - API to get tcp checksum
  1747. * @buf: rx_tlv_hdr
  1748. *
  1749. * Return: tcp checksum
  1750. */
  1751. static inline uint16_t
  1752. hal_rx_tlv_get_tcp_chksum_be(uint8_t *buf)
  1753. {
  1754. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1755. return HAL_RX_TLV_GET_TCP_CHKSUM(rx_pkt_tlvs);
  1756. }
  1757. /**
  1758. * hal_rx_get_rx_sequence_be(): Function to retrieve rx sequence number
  1759. *
  1760. * @nbuf: Network buffer
  1761. * Returns: rx sequence number
  1762. */
  1763. static inline
  1764. uint16_t hal_rx_get_rx_sequence_be(uint8_t *buf)
  1765. {
  1766. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1767. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  1768. }
  1769. #ifdef RECEIVE_OFFLOAD
  1770. #ifdef QCA_WIFI_KIWI_V2
  1771. static inline
  1772. uint16_t hal_rx_get_fisa_cumulative_l4_checksum_be(uint8_t *buf)
  1773. {
  1774. /*
  1775. * cumulative l4 checksum is not supported in V2 and
  1776. * cumulative_l4_checksum field is not present
  1777. */
  1778. return 0;
  1779. }
  1780. #else
  1781. /**
  1782. * hal_rx_get_fisa_cumulative_l4_checksum_be() - Retrieve cumulative
  1783. * checksum
  1784. * @buf: buffer pointer
  1785. *
  1786. * Return: cumulative checksum
  1787. */
  1788. static inline
  1789. uint16_t hal_rx_get_fisa_cumulative_l4_checksum_be(uint8_t *buf)
  1790. {
  1791. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1792. return HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(rx_pkt_tlvs);
  1793. }
  1794. #endif
  1795. /**
  1796. * hal_rx_get_fisa_cumulative_ip_length_be() - Retrieve cumulative
  1797. * ip length
  1798. * @buf: buffer pointer
  1799. *
  1800. * Return: cumulative length
  1801. */
  1802. static inline
  1803. uint16_t hal_rx_get_fisa_cumulative_ip_length_be(uint8_t *buf)
  1804. {
  1805. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1806. return HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(rx_pkt_tlvs);
  1807. }
  1808. /**
  1809. * hal_rx_get_udp_proto_be() - Retrieve udp proto value
  1810. * @buf: buffer
  1811. *
  1812. * Return: udp proto bit
  1813. */
  1814. static inline
  1815. bool hal_rx_get_udp_proto_be(uint8_t *buf)
  1816. {
  1817. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1818. return HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  1819. }
  1820. #endif
  1821. /**
  1822. * hal_rx_get_flow_agg_continuation_be() - retrieve flow agg
  1823. * continuation
  1824. * @buf: buffer
  1825. *
  1826. * Return: flow agg
  1827. */
  1828. static inline
  1829. bool hal_rx_get_flow_agg_continuation_be(uint8_t *buf)
  1830. {
  1831. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1832. return HAL_RX_TLV_GET_FLOW_AGGR_CONT(rx_pkt_tlvs);
  1833. }
  1834. /**
  1835. * hal_rx_get_flow_agg_count_be()- Retrieve flow agg count
  1836. * @buf: buffer
  1837. *
  1838. * Return: flow agg count
  1839. */
  1840. static inline
  1841. uint8_t hal_rx_get_flow_agg_count_be(uint8_t *buf)
  1842. {
  1843. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1844. return HAL_RX_TLV_GET_FLOW_AGGR_COUNT(rx_pkt_tlvs);
  1845. }
  1846. /**
  1847. * hal_rx_get_fisa_timeout_be() - Retrieve fisa timeout
  1848. * @buf: buffer
  1849. *
  1850. * Return: fisa timeout
  1851. */
  1852. static inline
  1853. bool hal_rx_get_fisa_timeout_be(uint8_t *buf)
  1854. {
  1855. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1856. return HAL_RX_TLV_GET_FISA_TIMEOUT(rx_pkt_tlvs);
  1857. }
  1858. /**
  1859. * hal_rx_mpdu_start_tlv_tag_valid_be () - API to check if RX_MPDU_START
  1860. * tlv tag is valid
  1861. *
  1862. *@rx_tlv_hdr: start address of rx_pkt_tlvs
  1863. *
  1864. * Return: true if RX_MPDU_START is valid, else false.
  1865. */
  1866. static inline uint8_t hal_rx_mpdu_start_tlv_tag_valid_be(void *rx_tlv_hdr)
  1867. {
  1868. struct rx_pkt_tlvs *rx_desc = (struct rx_pkt_tlvs *)rx_tlv_hdr;
  1869. uint32_t tlv_tag;
  1870. tlv_tag = HAL_RX_GET_USER_TLV32_TYPE(&rx_desc->mpdu_start_tlv);
  1871. return tlv_tag == WIFIRX_MPDU_START_E ? true : false;
  1872. }
  1873. /**
  1874. * hal_rx_msdu_end_offset_get_generic(): API to get the
  1875. * msdu_end structure offset rx_pkt_tlv structure
  1876. *
  1877. * NOTE: API returns offset of msdu_end TLV from structure
  1878. * rx_pkt_tlvs
  1879. */
  1880. static inline uint32_t hal_rx_msdu_end_offset_get_generic(void)
  1881. {
  1882. return RX_PKT_TLV_OFFSET(msdu_end_tlv);
  1883. }
  1884. /**
  1885. * hal_rx_mpdu_start_offset_get_generic(): API to get the
  1886. * mpdu_start structure offset rx_pkt_tlv structure
  1887. *
  1888. * NOTE: API returns offset of attn TLV from structure
  1889. * rx_pkt_tlvs
  1890. */
  1891. static inline uint32_t hal_rx_mpdu_start_offset_get_generic(void)
  1892. {
  1893. return RX_PKT_TLV_OFFSET(mpdu_start_tlv);
  1894. }
  1895. #ifndef NO_RX_PKT_HDR_TLV
  1896. static inline uint32_t hal_rx_pkt_tlv_offset_get_generic(void)
  1897. {
  1898. return RX_PKT_TLV_OFFSET(pkt_hdr_tlv);
  1899. }
  1900. #endif
  1901. #ifdef CONFIG_WORD_BASED_TLV
  1902. #define MPDU_START_WMASK 0x074C
  1903. #define MSDU_END_WMASK 0x13FC1
  1904. /**
  1905. * hal_rx_mpdu_start_wmask_get_be(): API to get the mpdu_start_tlv word mask
  1906. *
  1907. * return: Word mask for MPDU start tlv
  1908. */
  1909. static inline uint32_t hal_rx_mpdu_start_wmask_get_be(void)
  1910. {
  1911. return MPDU_START_WMASK;
  1912. }
  1913. /**
  1914. * hal_rx_msdu_end_wmask_get_be(): API to get the msdu_end_tlv word mask
  1915. *
  1916. * return: Word mask for MSDU end tlv
  1917. */
  1918. static inline uint32_t hal_rx_msdu_end_wmask_get_be(void)
  1919. {
  1920. return MSDU_END_WMASK;
  1921. }
  1922. #endif
  1923. #ifdef RECEIVE_OFFLOAD
  1924. static inline int
  1925. hal_rx_tlv_get_offload_info_be(uint8_t *rx_tlv,
  1926. struct hal_offload_info *offload_info)
  1927. {
  1928. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)rx_tlv;
  1929. offload_info->lro_eligible = HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_pkt_tlvs);
  1930. offload_info->flow_id = HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_pkt_tlvs);
  1931. offload_info->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  1932. offload_info->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  1933. if (offload_info->tcp_proto) {
  1934. offload_info->tcp_pure_ack =
  1935. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_pkt_tlvs);
  1936. offload_info->tcp_offset =
  1937. HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  1938. offload_info->tcp_win = HAL_RX_TLV_GET_TCP_WIN(rx_pkt_tlvs);
  1939. offload_info->tcp_seq_num = HAL_RX_TLV_GET_TCP_SEQ(rx_pkt_tlvs);
  1940. offload_info->tcp_ack_num = HAL_RX_TLV_GET_TCP_ACK(rx_pkt_tlvs);
  1941. }
  1942. return 0;
  1943. }
  1944. static inline int hal_rx_get_proto_params_be(uint8_t *buf, void *proto_params)
  1945. {
  1946. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1947. struct hal_proto_params *param =
  1948. (struct hal_proto_params *)proto_params;
  1949. param->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  1950. param->udp_proto = HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  1951. param->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  1952. return 0;
  1953. }
  1954. static inline int hal_rx_get_l3_l4_offsets_be(uint8_t *buf,
  1955. uint32_t *l3_hdr_offset,
  1956. uint32_t *l4_hdr_offset)
  1957. {
  1958. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1959. *l3_hdr_offset = HAL_RX_TLV_GET_IP_OFFSET(rx_pkt_tlvs);
  1960. *l4_hdr_offset = HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  1961. return 0;
  1962. }
  1963. #endif
  1964. /**
  1965. * hal_rx_msdu_start_msdu_len_get(): API to get the MSDU length
  1966. * from rx_msdu_start TLV
  1967. *
  1968. * @ buf: pointer to the start of RX PKT TLV headers
  1969. * Return: msdu length
  1970. */
  1971. static inline uint32_t hal_rx_msdu_start_msdu_len_get_be(uint8_t *buf)
  1972. {
  1973. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1974. uint32_t msdu_len;
  1975. msdu_len = HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  1976. return msdu_len;
  1977. }
  1978. /**
  1979. * hal_rx_get_frame_ctrl_field(): Function to retrieve frame control field
  1980. *
  1981. * @nbuf: Network buffer
  1982. * Returns: rx more fragment bit
  1983. *
  1984. */
  1985. static inline uint16_t hal_rx_get_frame_ctrl_field_be(uint8_t *buf)
  1986. {
  1987. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1988. uint16_t frame_ctrl = 0;
  1989. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(rx_pkt_tlvs);
  1990. return frame_ctrl;
  1991. }
  1992. /*
  1993. * hal_rx_tlv_get_is_decrypted_be(): API to get the decrypt status of the
  1994. * packet from msdu_end
  1995. *
  1996. * @buf: pointer to the start of RX PKT TLV header
  1997. * Return: uint32_t(decryt status)
  1998. */
  1999. static inline uint32_t hal_rx_tlv_get_is_decrypted_be(uint8_t *buf)
  2000. {
  2001. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2002. uint32_t is_decrypt = 0;
  2003. uint32_t decrypt_status;
  2004. decrypt_status = HAL_RX_TLV_DECRYPT_STATUS_GET(rx_pkt_tlvs);
  2005. if (!decrypt_status)
  2006. is_decrypt = 1;
  2007. return is_decrypt;
  2008. }
  2009. #ifdef NO_RX_PKT_HDR_TLV
  2010. /**
  2011. * hal_rx_pkt_hdr_get_be(): API to get 80211 header
  2012. * @buf: start of rx_pkt_tlv
  2013. *
  2014. * If NO_RX_PKT_HDR_TLV is enabled, then this API assume caller gives a raw
  2015. * data, get 80211 header from packet data directly.
  2016. * If NO_RX_PKT_HDR_TLV is disabled, then get it from rx_pkt_hdr_tlv in
  2017. * rx_pkt_tlvs.
  2018. *
  2019. * Return: pointer to start of 80211 header
  2020. */
  2021. static inline uint8_t *hal_rx_pkt_hdr_get_be(uint8_t *buf)
  2022. {
  2023. return buf + RX_PKT_TLVS_LEN;
  2024. }
  2025. #else
  2026. static inline uint8_t *hal_rx_pkt_hdr_get_be(uint8_t *buf)
  2027. {
  2028. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2029. return pkt_tlvs->pkt_hdr_tlv.rx_pkt_hdr;
  2030. }
  2031. #endif
  2032. /**
  2033. * hal_rx_tlv_csum_err_get_be() - Get IP and tcp-udp checksum fail flag
  2034. * @rx_tlv_hdr: start address of rx_tlv_hdr
  2035. * @ip_csum_err: buffer to return ip_csum_fail flag
  2036. * @tcp_udp_csum_fail: placeholder to return tcp-udp checksum fail flag
  2037. *
  2038. * Return: None
  2039. */
  2040. static inline void
  2041. hal_rx_tlv_csum_err_get_be(uint8_t *rx_tlv_hdr, uint32_t *ip_csum_err,
  2042. uint32_t *tcp_udp_csum_err)
  2043. {
  2044. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2045. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  2046. *ip_csum_err = HAL_RX_TLV_IP_CSUM_FAIL_GET(rx_pkt_tlvs);
  2047. *tcp_udp_csum_err = HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(rx_pkt_tlvs);
  2048. }
  2049. static inline
  2050. uint32_t hal_rx_tlv_mpdu_len_err_get_be(void *hw_desc_addr)
  2051. {
  2052. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2053. (struct rx_pkt_tlvs *)hw_desc_addr;
  2054. return HAL_RX_TLV_MPDU_LEN_ERR_GET(rx_pkt_tlvs);
  2055. }
  2056. static inline
  2057. uint32_t hal_rx_tlv_mpdu_fcs_err_get_be(void *hw_desc_addr)
  2058. {
  2059. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2060. (struct rx_pkt_tlvs *)hw_desc_addr;
  2061. return HAL_RX_TLV_MPDU_FCS_ERR_GET(rx_pkt_tlvs);
  2062. }
  2063. /**
  2064. * hal_rx_get_rx_more_frag_bit(): Function to retrieve more fragment bit
  2065. *
  2066. * @nbuf: Network buffer
  2067. * Returns: rx more fragment bit
  2068. */
  2069. static inline
  2070. uint8_t hal_rx_get_rx_more_frag_bit(uint8_t *buf)
  2071. {
  2072. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2073. uint16_t frame_ctrl = 0;
  2074. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(pkt_tlvs) >>
  2075. DOT11_FC1_MORE_FRAG_OFFSET;
  2076. /* more fragment bit if at offset bit 4 */
  2077. return frame_ctrl;
  2078. }
  2079. /*
  2080. * hal_rx_msdu_is_wlan_mcast_generic_be(): Check if the buffer is for multicast
  2081. * address
  2082. * @nbuf: Network buffer
  2083. *
  2084. * Returns: flag to indicate whether the nbuf has MC/BC address
  2085. */
  2086. static inline uint32_t hal_rx_msdu_is_wlan_mcast_generic_be(qdf_nbuf_t nbuf)
  2087. {
  2088. uint8_t *buf = qdf_nbuf_data(nbuf);
  2089. return HAL_RX_TLV_IS_MCAST_GET(buf);;
  2090. }
  2091. /**
  2092. * hal_rx_msdu_start_msdu_len_set_be(): API to set the MSDU length
  2093. * from rx_msdu_start TLV
  2094. *
  2095. * @buf: pointer to the start of RX PKT TLV headers
  2096. * @len: msdu length
  2097. *
  2098. * Return: none
  2099. */
  2100. static inline void
  2101. hal_rx_msdu_start_msdu_len_set_be(uint8_t *buf, uint32_t len)
  2102. {
  2103. HAL_RX_TLV_MSDU_LEN_GET(buf) = len;
  2104. }
  2105. /**
  2106. * hal_rx_mpdu_start_mpdu_qos_control_valid_get_be():
  2107. * Retrieve qos control valid bit from the tlv.
  2108. * @buf: pointer to rx pkt TLV.
  2109. *
  2110. * Return: qos control value.
  2111. */
  2112. static inline uint32_t
  2113. hal_rx_mpdu_start_mpdu_qos_control_valid_get_be(uint8_t *buf)
  2114. {
  2115. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2116. return HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(pkt_tlvs);
  2117. }
  2118. /**
  2119. * hal_rx_msdu_end_sa_sw_peer_id_get_be(): API to get the
  2120. * sa_sw_peer_id from rx_msdu_end TLV
  2121. * @buf: pointer to the start of RX PKT TLV headers
  2122. *
  2123. * Return: sa_sw_peer_id index
  2124. */
  2125. static inline uint32_t
  2126. hal_rx_msdu_end_sa_sw_peer_id_get_be(uint8_t *buf)
  2127. {
  2128. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2129. hal_rx_msdu_end_t *msdu_end = &pkt_tlvs->msdu_end_tlv.rx_msdu_end;
  2130. return HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(msdu_end);
  2131. }
  2132. #endif /* _HAL_BE_RX_TLV_H_ */