dp_main.c 256 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  65. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  66. uint8_t *peer_mac_addr,
  67. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  68. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  69. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  70. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  71. #define DP_INTR_POLL_TIMER_MS 10
  72. /* Generic AST entry aging timer value */
  73. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  74. /* WDS AST entry aging timer value */
  75. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  76. #define DP_WDS_AST_AGING_TIMER_CNT \
  77. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  78. #define DP_MCS_LENGTH (6*MAX_MCS)
  79. #define DP_NSS_LENGTH (6*SS_COUNT)
  80. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  81. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  82. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  83. #define DP_MAX_MCS_STRING_LEN 30
  84. #define DP_CURR_FW_STATS_AVAIL 19
  85. #define DP_HTT_DBG_EXT_STATS_MAX 256
  86. #define DP_MAX_SLEEP_TIME 100
  87. #ifdef IPA_OFFLOAD
  88. /* Exclude IPA rings from the interrupt context */
  89. #define TX_RING_MASK_VAL 0xb
  90. #define RX_RING_MASK_VAL 0x7
  91. #else
  92. #define TX_RING_MASK_VAL 0xF
  93. #define RX_RING_MASK_VAL 0xF
  94. #endif
  95. #define STR_MAXLEN 64
  96. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  97. /* PPDU stats mask sent to FW to enable enhanced stats */
  98. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  99. /* PPDU stats mask sent to FW to support debug sniffer feature */
  100. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  101. /* PPDU stats mask sent to FW to support BPR feature*/
  102. #define DP_PPDU_STATS_CFG_BPR 0x2000
  103. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  104. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  105. DP_PPDU_STATS_CFG_ENH_STATS)
  106. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  107. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  108. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  109. #define RNG_ERR "SRNG setup failed for"
  110. /**
  111. * default_dscp_tid_map - Default DSCP-TID mapping
  112. *
  113. * DSCP TID
  114. * 000000 0
  115. * 001000 1
  116. * 010000 2
  117. * 011000 3
  118. * 100000 4
  119. * 101000 5
  120. * 110000 6
  121. * 111000 7
  122. */
  123. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  124. 0, 0, 0, 0, 0, 0, 0, 0,
  125. 1, 1, 1, 1, 1, 1, 1, 1,
  126. 2, 2, 2, 2, 2, 2, 2, 2,
  127. 3, 3, 3, 3, 3, 3, 3, 3,
  128. 4, 4, 4, 4, 4, 4, 4, 4,
  129. 5, 5, 5, 5, 5, 5, 5, 5,
  130. 6, 6, 6, 6, 6, 6, 6, 6,
  131. 7, 7, 7, 7, 7, 7, 7, 7,
  132. };
  133. /*
  134. * struct dp_rate_debug
  135. *
  136. * @mcs_type: print string for a given mcs
  137. * @valid: valid mcs rate?
  138. */
  139. struct dp_rate_debug {
  140. char mcs_type[DP_MAX_MCS_STRING_LEN];
  141. uint8_t valid;
  142. };
  143. #define MCS_VALID 1
  144. #define MCS_INVALID 0
  145. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  146. {
  147. {"OFDM 48 Mbps", MCS_VALID},
  148. {"OFDM 24 Mbps", MCS_VALID},
  149. {"OFDM 12 Mbps", MCS_VALID},
  150. {"OFDM 6 Mbps ", MCS_VALID},
  151. {"OFDM 54 Mbps", MCS_VALID},
  152. {"OFDM 36 Mbps", MCS_VALID},
  153. {"OFDM 18 Mbps", MCS_VALID},
  154. {"OFDM 9 Mbps ", MCS_VALID},
  155. {"INVALID ", MCS_INVALID},
  156. {"INVALID ", MCS_INVALID},
  157. {"INVALID ", MCS_INVALID},
  158. {"INVALID ", MCS_INVALID},
  159. {"INVALID ", MCS_VALID},
  160. },
  161. {
  162. {"CCK 11 Mbps Long ", MCS_VALID},
  163. {"CCK 5.5 Mbps Long ", MCS_VALID},
  164. {"CCK 2 Mbps Long ", MCS_VALID},
  165. {"CCK 1 Mbps Long ", MCS_VALID},
  166. {"CCK 11 Mbps Short ", MCS_VALID},
  167. {"CCK 5.5 Mbps Short", MCS_VALID},
  168. {"CCK 2 Mbps Short ", MCS_VALID},
  169. {"INVALID ", MCS_INVALID},
  170. {"INVALID ", MCS_INVALID},
  171. {"INVALID ", MCS_INVALID},
  172. {"INVALID ", MCS_INVALID},
  173. {"INVALID ", MCS_INVALID},
  174. {"INVALID ", MCS_VALID},
  175. },
  176. {
  177. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  178. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  179. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  180. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  181. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  182. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  183. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  184. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  185. {"INVALID ", MCS_INVALID},
  186. {"INVALID ", MCS_INVALID},
  187. {"INVALID ", MCS_INVALID},
  188. {"INVALID ", MCS_INVALID},
  189. {"INVALID ", MCS_VALID},
  190. },
  191. {
  192. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  193. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  194. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  195. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  196. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  197. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  198. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  199. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  200. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  201. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  202. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  203. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  204. {"INVALID ", MCS_VALID},
  205. },
  206. {
  207. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  208. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  209. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  210. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  211. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  212. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  213. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  214. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  215. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  216. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  217. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  218. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  219. {"INVALID ", MCS_VALID},
  220. }
  221. };
  222. /**
  223. * dp_cpu_ring_map_type - dp tx cpu ring map
  224. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  225. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  226. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  227. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  228. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  229. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  230. */
  231. enum dp_cpu_ring_map_types {
  232. DP_NSS_DEFAULT_MAP,
  233. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  234. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  235. DP_NSS_DBDC_OFFLOADED_MAP,
  236. DP_NSS_DBTC_OFFLOADED_MAP,
  237. DP_NSS_CPU_RING_MAP_MAX
  238. };
  239. /**
  240. * @brief Cpu to tx ring map
  241. */
  242. #ifdef CONFIG_WIN
  243. static uint8_t
  244. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  245. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  246. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  247. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  248. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  249. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  250. };
  251. #else
  252. static uint8_t
  253. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  254. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  255. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  256. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  257. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  258. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  259. };
  260. #endif
  261. /**
  262. * @brief Select the type of statistics
  263. */
  264. enum dp_stats_type {
  265. STATS_FW = 0,
  266. STATS_HOST = 1,
  267. STATS_TYPE_MAX = 2,
  268. };
  269. /**
  270. * @brief General Firmware statistics options
  271. *
  272. */
  273. enum dp_fw_stats {
  274. TXRX_FW_STATS_INVALID = -1,
  275. };
  276. /**
  277. * dp_stats_mapping_table - Firmware and Host statistics
  278. * currently supported
  279. */
  280. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  281. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  282. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  283. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  284. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  285. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  286. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  287. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  288. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  289. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  290. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  291. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  292. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  295. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  296. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  297. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  300. /* Last ENUM for HTT FW STATS */
  301. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  302. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  303. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  304. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  305. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  306. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  307. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  308. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  309. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  310. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  311. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  312. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  313. };
  314. /* MCL specific functions */
  315. #ifdef CONFIG_MCL
  316. /**
  317. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  318. * @soc: pointer to dp_soc handle
  319. * @intr_ctx_num: interrupt context number for which mon mask is needed
  320. *
  321. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  322. * This function is returning 0, since in interrupt mode(softirq based RX),
  323. * we donot want to process monitor mode rings in a softirq.
  324. *
  325. * So, in case packet log is enabled for SAP/STA/P2P modes,
  326. * regular interrupt processing will not process monitor mode rings. It would be
  327. * done in a separate timer context.
  328. *
  329. * Return: 0
  330. */
  331. static inline
  332. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  333. {
  334. return 0;
  335. }
  336. /*
  337. * dp_service_mon_rings()- timer to reap monitor rings
  338. * reqd as we are not getting ppdu end interrupts
  339. * @arg: SoC Handle
  340. *
  341. * Return:
  342. *
  343. */
  344. static void dp_service_mon_rings(void *arg)
  345. {
  346. struct dp_soc *soc = (struct dp_soc *)arg;
  347. int ring = 0, work_done, mac_id;
  348. struct dp_pdev *pdev = NULL;
  349. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  350. pdev = soc->pdev_list[ring];
  351. if (!pdev)
  352. continue;
  353. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  354. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  355. pdev->pdev_id);
  356. work_done = dp_mon_process(soc, mac_for_pdev,
  357. QCA_NAPI_BUDGET);
  358. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  359. FL("Reaped %d descs from Monitor rings"),
  360. work_done);
  361. }
  362. }
  363. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  364. }
  365. #ifndef REMOVE_PKT_LOG
  366. /**
  367. * dp_pkt_log_init() - API to initialize packet log
  368. * @ppdev: physical device handle
  369. * @scn: HIF context
  370. *
  371. * Return: none
  372. */
  373. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  374. {
  375. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  376. if (handle->pkt_log_init) {
  377. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  378. "%s: Packet log not initialized", __func__);
  379. return;
  380. }
  381. pktlog_sethandle(&handle->pl_dev, scn);
  382. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  383. if (pktlogmod_init(scn)) {
  384. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  385. "%s: pktlogmod_init failed", __func__);
  386. handle->pkt_log_init = false;
  387. } else {
  388. handle->pkt_log_init = true;
  389. }
  390. }
  391. /**
  392. * dp_pkt_log_con_service() - connect packet log service
  393. * @ppdev: physical device handle
  394. * @scn: device context
  395. *
  396. * Return: none
  397. */
  398. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  399. {
  400. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  401. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  402. pktlog_htc_attach();
  403. }
  404. /**
  405. * dp_pktlogmod_exit() - API to cleanup pktlog info
  406. * @handle: Pdev handle
  407. *
  408. * Return: none
  409. */
  410. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  411. {
  412. void *scn = (void *)handle->soc->hif_handle;
  413. if (!scn) {
  414. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  415. "%s: Invalid hif(scn) handle", __func__);
  416. return;
  417. }
  418. pktlogmod_exit(scn);
  419. handle->pkt_log_init = false;
  420. }
  421. #endif
  422. #else
  423. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  424. /**
  425. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  426. * @soc: pointer to dp_soc handle
  427. * @intr_ctx_num: interrupt context number for which mon mask is needed
  428. *
  429. * Return: mon mask value
  430. */
  431. static inline
  432. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  433. {
  434. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  435. }
  436. #endif
  437. /**
  438. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  439. * @cdp_opaque_vdev: pointer to cdp_vdev
  440. *
  441. * Return: pointer to dp_vdev
  442. */
  443. static
  444. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  445. {
  446. return (struct dp_vdev *)cdp_opaque_vdev;
  447. }
  448. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  449. struct cdp_peer *peer_hdl,
  450. uint8_t *mac_addr,
  451. enum cdp_txrx_ast_entry_type type,
  452. uint32_t flags)
  453. {
  454. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  455. (struct dp_peer *)peer_hdl,
  456. mac_addr,
  457. type,
  458. flags);
  459. }
  460. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  461. void *ast_entry_hdl)
  462. {
  463. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  464. qdf_spin_lock_bh(&soc->ast_lock);
  465. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  466. (struct dp_ast_entry *)ast_entry_hdl);
  467. qdf_spin_unlock_bh(&soc->ast_lock);
  468. }
  469. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  470. struct cdp_peer *peer_hdl,
  471. uint8_t *wds_macaddr,
  472. uint32_t flags)
  473. {
  474. int status = -1;
  475. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  476. struct dp_ast_entry *ast_entry = NULL;
  477. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  478. qdf_spin_lock_bh(&soc->ast_lock);
  479. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  480. peer->vdev->pdev->pdev_id);
  481. if (ast_entry) {
  482. status = dp_peer_update_ast(soc,
  483. peer,
  484. ast_entry, flags);
  485. }
  486. qdf_spin_unlock_bh(&soc->ast_lock);
  487. return status;
  488. }
  489. /*
  490. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  491. * @soc_handle: Datapath SOC handle
  492. * @wds_macaddr: WDS entry MAC Address
  493. * Return: None
  494. */
  495. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  496. uint8_t *wds_macaddr, void *vdev_handle)
  497. {
  498. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  499. struct dp_ast_entry *ast_entry = NULL;
  500. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  501. qdf_spin_lock_bh(&soc->ast_lock);
  502. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  503. vdev->pdev->pdev_id);
  504. if (ast_entry) {
  505. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  506. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  507. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  508. ast_entry->is_active = TRUE;
  509. }
  510. }
  511. qdf_spin_unlock_bh(&soc->ast_lock);
  512. }
  513. /*
  514. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  515. * @soc: Datapath SOC handle
  516. *
  517. * Return: None
  518. */
  519. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  520. void *vdev_hdl)
  521. {
  522. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  523. struct dp_pdev *pdev;
  524. struct dp_vdev *vdev;
  525. struct dp_peer *peer;
  526. struct dp_ast_entry *ase, *temp_ase;
  527. int i;
  528. qdf_spin_lock_bh(&soc->ast_lock);
  529. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  530. pdev = soc->pdev_list[i];
  531. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  532. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  533. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  534. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  535. if ((ase->type ==
  536. CDP_TXRX_AST_TYPE_STATIC) ||
  537. (ase->type ==
  538. CDP_TXRX_AST_TYPE_SELF) ||
  539. (ase->type ==
  540. CDP_TXRX_AST_TYPE_STA_BSS))
  541. continue;
  542. ase->is_active = TRUE;
  543. }
  544. }
  545. }
  546. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  547. }
  548. qdf_spin_unlock_bh(&soc->ast_lock);
  549. }
  550. /*
  551. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  552. * @soc: Datapath SOC handle
  553. *
  554. * Return: None
  555. */
  556. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  557. {
  558. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  559. struct dp_pdev *pdev;
  560. struct dp_vdev *vdev;
  561. struct dp_peer *peer;
  562. struct dp_ast_entry *ase, *temp_ase;
  563. int i;
  564. qdf_spin_lock_bh(&soc->ast_lock);
  565. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  566. pdev = soc->pdev_list[i];
  567. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  568. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  569. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  570. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  571. if ((ase->type ==
  572. CDP_TXRX_AST_TYPE_STATIC) ||
  573. (ase->type ==
  574. CDP_TXRX_AST_TYPE_SELF) ||
  575. (ase->type ==
  576. CDP_TXRX_AST_TYPE_STA_BSS))
  577. continue;
  578. dp_peer_del_ast(soc, ase);
  579. }
  580. }
  581. }
  582. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  583. }
  584. qdf_spin_unlock_bh(&soc->ast_lock);
  585. }
  586. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  587. uint8_t *ast_mac_addr)
  588. {
  589. struct dp_ast_entry *ast_entry;
  590. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  591. qdf_spin_lock_bh(&soc->ast_lock);
  592. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  593. qdf_spin_unlock_bh(&soc->ast_lock);
  594. return (void *)ast_entry;
  595. }
  596. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  597. uint8_t *ast_mac_addr,
  598. uint8_t pdev_id)
  599. {
  600. struct dp_ast_entry *ast_entry;
  601. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  602. qdf_spin_lock_bh(&soc->ast_lock);
  603. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  604. qdf_spin_unlock_bh(&soc->ast_lock);
  605. return (void *)ast_entry;
  606. }
  607. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  608. void *ast_entry_hdl)
  609. {
  610. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  611. (struct dp_ast_entry *)ast_entry_hdl);
  612. }
  613. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  614. void *ast_entry_hdl)
  615. {
  616. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  617. (struct dp_ast_entry *)ast_entry_hdl);
  618. }
  619. static void dp_peer_ast_set_type_wifi3(
  620. struct cdp_soc_t *soc_hdl,
  621. void *ast_entry_hdl,
  622. enum cdp_txrx_ast_entry_type type)
  623. {
  624. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  625. (struct dp_ast_entry *)ast_entry_hdl,
  626. type);
  627. }
  628. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  629. struct cdp_soc_t *soc_hdl,
  630. void *ast_entry_hdl)
  631. {
  632. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  633. }
  634. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  635. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  636. void *ast_entry,
  637. void *cp_ctx)
  638. {
  639. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  640. qdf_spin_lock_bh(&soc->ast_lock);
  641. dp_peer_ast_set_cp_ctx(soc,
  642. (struct dp_ast_entry *)ast_entry, cp_ctx);
  643. qdf_spin_unlock_bh(&soc->ast_lock);
  644. }
  645. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  646. void *ast_entry)
  647. {
  648. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  649. void *cp_ctx = NULL;
  650. qdf_spin_lock_bh(&soc->ast_lock);
  651. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  652. (struct dp_ast_entry *)ast_entry);
  653. qdf_spin_unlock_bh(&soc->ast_lock);
  654. return cp_ctx;
  655. }
  656. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  657. void *ast_entry)
  658. {
  659. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  660. bool wmi_sent = false;
  661. qdf_spin_lock_bh(&soc->ast_lock);
  662. wmi_sent = dp_peer_ast_get_del_cmd_sent(soc,
  663. (struct dp_ast_entry *)
  664. ast_entry);
  665. qdf_spin_unlock_bh(&soc->ast_lock);
  666. return wmi_sent;
  667. }
  668. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  669. void *ast_entry)
  670. {
  671. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  672. qdf_spin_lock_bh(&soc->ast_lock);
  673. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  674. qdf_spin_unlock_bh(&soc->ast_lock);
  675. }
  676. #endif
  677. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  678. struct cdp_soc_t *soc_hdl,
  679. void *ast_entry_hdl)
  680. {
  681. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  682. }
  683. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  684. struct cdp_soc_t *soc_hdl,
  685. void *ast_entry_hdl)
  686. {
  687. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  688. }
  689. /**
  690. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  691. * @ring_num: ring num of the ring being queried
  692. * @grp_mask: the grp_mask array for the ring type in question.
  693. *
  694. * The grp_mask array is indexed by group number and the bit fields correspond
  695. * to ring numbers. We are finding which interrupt group a ring belongs to.
  696. *
  697. * Return: the index in the grp_mask array with the ring number.
  698. * -QDF_STATUS_E_NOENT if no entry is found
  699. */
  700. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  701. {
  702. int ext_group_num;
  703. int mask = 1 << ring_num;
  704. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  705. ext_group_num++) {
  706. if (mask & grp_mask[ext_group_num])
  707. return ext_group_num;
  708. }
  709. return -QDF_STATUS_E_NOENT;
  710. }
  711. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  712. enum hal_ring_type ring_type,
  713. int ring_num)
  714. {
  715. int *grp_mask;
  716. switch (ring_type) {
  717. case WBM2SW_RELEASE:
  718. /* dp_tx_comp_handler - soc->tx_comp_ring */
  719. if (ring_num < 3)
  720. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  721. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  722. else if (ring_num == 3) {
  723. /* sw treats this as a separate ring type */
  724. grp_mask = &soc->wlan_cfg_ctx->
  725. int_rx_wbm_rel_ring_mask[0];
  726. ring_num = 0;
  727. } else {
  728. qdf_assert(0);
  729. return -QDF_STATUS_E_NOENT;
  730. }
  731. break;
  732. case REO_EXCEPTION:
  733. /* dp_rx_err_process - &soc->reo_exception_ring */
  734. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  735. break;
  736. case REO_DST:
  737. /* dp_rx_process - soc->reo_dest_ring */
  738. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  739. break;
  740. case REO_STATUS:
  741. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  742. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  743. break;
  744. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  745. case RXDMA_MONITOR_STATUS:
  746. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  747. case RXDMA_MONITOR_DST:
  748. /* dp_mon_process */
  749. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  750. break;
  751. case RXDMA_DST:
  752. /* dp_rxdma_err_process */
  753. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  754. break;
  755. case RXDMA_BUF:
  756. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  757. break;
  758. case RXDMA_MONITOR_BUF:
  759. /* TODO: support low_thresh interrupt */
  760. return -QDF_STATUS_E_NOENT;
  761. break;
  762. case TCL_DATA:
  763. case TCL_CMD:
  764. case REO_CMD:
  765. case SW2WBM_RELEASE:
  766. case WBM_IDLE_LINK:
  767. /* normally empty SW_TO_HW rings */
  768. return -QDF_STATUS_E_NOENT;
  769. break;
  770. case TCL_STATUS:
  771. case REO_REINJECT:
  772. /* misc unused rings */
  773. return -QDF_STATUS_E_NOENT;
  774. break;
  775. case CE_SRC:
  776. case CE_DST:
  777. case CE_DST_STATUS:
  778. /* CE_rings - currently handled by hif */
  779. default:
  780. return -QDF_STATUS_E_NOENT;
  781. break;
  782. }
  783. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  784. }
  785. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  786. *ring_params, int ring_type, int ring_num)
  787. {
  788. int msi_group_number;
  789. int msi_data_count;
  790. int ret;
  791. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  792. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  793. &msi_data_count, &msi_data_start,
  794. &msi_irq_start);
  795. if (ret)
  796. return;
  797. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  798. ring_num);
  799. if (msi_group_number < 0) {
  800. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  801. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  802. ring_type, ring_num);
  803. ring_params->msi_addr = 0;
  804. ring_params->msi_data = 0;
  805. return;
  806. }
  807. if (msi_group_number > msi_data_count) {
  808. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  809. FL("2 msi_groups will share an msi; msi_group_num %d"),
  810. msi_group_number);
  811. QDF_ASSERT(0);
  812. }
  813. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  814. ring_params->msi_addr = addr_low;
  815. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  816. ring_params->msi_data = (msi_group_number % msi_data_count)
  817. + msi_data_start;
  818. ring_params->flags |= HAL_SRNG_MSI_INTR;
  819. }
  820. /**
  821. * dp_print_ast_stats() - Dump AST table contents
  822. * @soc: Datapath soc handle
  823. *
  824. * return void
  825. */
  826. #ifdef FEATURE_AST
  827. static void dp_print_ast_stats(struct dp_soc *soc)
  828. {
  829. uint8_t i;
  830. uint8_t num_entries = 0;
  831. struct dp_vdev *vdev;
  832. struct dp_pdev *pdev;
  833. struct dp_peer *peer;
  834. struct dp_ast_entry *ase, *tmp_ase;
  835. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  836. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  837. "DA", "HMWDS_SEC"};
  838. DP_PRINT_STATS("AST Stats:");
  839. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  840. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  841. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  842. DP_PRINT_STATS("AST Table:");
  843. qdf_spin_lock_bh(&soc->ast_lock);
  844. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  845. pdev = soc->pdev_list[i];
  846. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  847. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  848. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  849. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  850. DP_PRINT_STATS("%6d mac_addr = %pM"
  851. " peer_mac_addr = %pM"
  852. " type = %s"
  853. " next_hop = %d"
  854. " is_active = %d"
  855. " is_bss = %d"
  856. " ast_idx = %d"
  857. " ast_hash = %d"
  858. " pdev_id = %d"
  859. " vdev_id = %d"
  860. " del_cmd_sent = %d",
  861. ++num_entries,
  862. ase->mac_addr.raw,
  863. ase->peer->mac_addr.raw,
  864. type[ase->type],
  865. ase->next_hop,
  866. ase->is_active,
  867. ase->is_bss,
  868. ase->ast_idx,
  869. ase->ast_hash_value,
  870. ase->pdev_id,
  871. ase->vdev_id,
  872. ase->del_cmd_sent);
  873. }
  874. }
  875. }
  876. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  877. }
  878. qdf_spin_unlock_bh(&soc->ast_lock);
  879. }
  880. #else
  881. static void dp_print_ast_stats(struct dp_soc *soc)
  882. {
  883. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  884. return;
  885. }
  886. #endif
  887. /**
  888. * dp_print_peer_table() - Dump all Peer stats
  889. * @vdev: Datapath Vdev handle
  890. *
  891. * return void
  892. */
  893. static void dp_print_peer_table(struct dp_vdev *vdev)
  894. {
  895. struct dp_peer *peer = NULL;
  896. DP_PRINT_STATS("Dumping Peer Table Stats:");
  897. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  898. if (!peer) {
  899. DP_PRINT_STATS("Invalid Peer");
  900. return;
  901. }
  902. DP_PRINT_STATS(" peer_mac_addr = %pM nawds_enabled = %d",
  903. peer->mac_addr.raw,
  904. peer->nawds_enabled);
  905. DP_PRINT_STATS(" bss_peer = %d wapi = %d wds_enabled = %d",
  906. peer->bss_peer,
  907. peer->wapi,
  908. peer->wds_enabled);
  909. DP_PRINT_STATS(" delete in progress = %d peer id = %d",
  910. peer->delete_in_progress,
  911. peer->peer_ids[0]);
  912. }
  913. }
  914. /*
  915. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  916. */
  917. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  918. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  919. {
  920. void *hal_soc = soc->hal_soc;
  921. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  922. /* TODO: See if we should get align size from hal */
  923. uint32_t ring_base_align = 8;
  924. struct hal_srng_params ring_params;
  925. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  926. /* TODO: Currently hal layer takes care of endianness related settings.
  927. * See if these settings need to passed from DP layer
  928. */
  929. ring_params.flags = 0;
  930. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  931. srng->hal_srng = NULL;
  932. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  933. srng->num_entries = num_entries;
  934. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  935. soc->osdev, soc->osdev->dev, srng->alloc_size,
  936. &(srng->base_paddr_unaligned));
  937. if (!srng->base_vaddr_unaligned) {
  938. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  939. FL("alloc failed - ring_type: %d, ring_num %d"),
  940. ring_type, ring_num);
  941. return QDF_STATUS_E_NOMEM;
  942. }
  943. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  944. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  945. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  946. ((unsigned long)(ring_params.ring_base_vaddr) -
  947. (unsigned long)srng->base_vaddr_unaligned);
  948. ring_params.num_entries = num_entries;
  949. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  950. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  951. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  952. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  953. if (soc->intr_mode == DP_INTR_MSI) {
  954. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  955. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  956. FL("Using MSI for ring_type: %d, ring_num %d"),
  957. ring_type, ring_num);
  958. } else {
  959. ring_params.msi_data = 0;
  960. ring_params.msi_addr = 0;
  961. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  962. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  963. ring_type, ring_num);
  964. }
  965. /*
  966. * Setup interrupt timer and batch counter thresholds for
  967. * interrupt mitigation based on ring type
  968. */
  969. if (ring_type == REO_DST) {
  970. ring_params.intr_timer_thres_us =
  971. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  972. ring_params.intr_batch_cntr_thres_entries =
  973. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  974. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  975. ring_params.intr_timer_thres_us =
  976. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  977. ring_params.intr_batch_cntr_thres_entries =
  978. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  979. } else {
  980. ring_params.intr_timer_thres_us =
  981. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  982. ring_params.intr_batch_cntr_thres_entries =
  983. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  984. }
  985. /* Enable low threshold interrupts for rx buffer rings (regular and
  986. * monitor buffer rings.
  987. * TODO: See if this is required for any other ring
  988. */
  989. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  990. (ring_type == RXDMA_MONITOR_STATUS)) {
  991. /* TODO: Setting low threshold to 1/8th of ring size
  992. * see if this needs to be configurable
  993. */
  994. ring_params.low_threshold = num_entries >> 3;
  995. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  996. ring_params.intr_timer_thres_us =
  997. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  998. ring_params.intr_batch_cntr_thres_entries = 0;
  999. }
  1000. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1001. mac_id, &ring_params);
  1002. if (!srng->hal_srng) {
  1003. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1004. srng->alloc_size,
  1005. srng->base_vaddr_unaligned,
  1006. srng->base_paddr_unaligned, 0);
  1007. }
  1008. return 0;
  1009. }
  1010. /**
  1011. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1012. * Any buffers allocated and attached to ring entries are expected to be freed
  1013. * before calling this function.
  1014. */
  1015. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1016. int ring_type, int ring_num)
  1017. {
  1018. if (!srng->hal_srng) {
  1019. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1020. FL("Ring type: %d, num:%d not setup"),
  1021. ring_type, ring_num);
  1022. return;
  1023. }
  1024. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1025. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1026. srng->alloc_size,
  1027. srng->base_vaddr_unaligned,
  1028. srng->base_paddr_unaligned, 0);
  1029. srng->hal_srng = NULL;
  1030. }
  1031. /* TODO: Need this interface from HIF */
  1032. void *hif_get_hal_handle(void *hif_handle);
  1033. /*
  1034. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1035. * @dp_ctx: DP SOC handle
  1036. * @budget: Number of frames/descriptors that can be processed in one shot
  1037. *
  1038. * Return: remaining budget/quota for the soc device
  1039. */
  1040. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1041. {
  1042. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1043. struct dp_soc *soc = int_ctx->soc;
  1044. int ring = 0;
  1045. uint32_t work_done = 0;
  1046. int budget = dp_budget;
  1047. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1048. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1049. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1050. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1051. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1052. uint32_t remaining_quota = dp_budget;
  1053. struct dp_pdev *pdev = NULL;
  1054. int mac_id;
  1055. /* Process Tx completion interrupts first to return back buffers */
  1056. while (tx_mask) {
  1057. if (tx_mask & 0x1) {
  1058. work_done = dp_tx_comp_handler(soc,
  1059. soc->tx_comp_ring[ring].hal_srng,
  1060. remaining_quota);
  1061. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1062. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1063. tx_mask, ring, budget, work_done);
  1064. budget -= work_done;
  1065. if (budget <= 0)
  1066. goto budget_done;
  1067. remaining_quota = budget;
  1068. }
  1069. tx_mask = tx_mask >> 1;
  1070. ring++;
  1071. }
  1072. /* Process REO Exception ring interrupt */
  1073. if (rx_err_mask) {
  1074. work_done = dp_rx_err_process(soc,
  1075. soc->reo_exception_ring.hal_srng,
  1076. remaining_quota);
  1077. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1078. "REO Exception Ring: work_done %d budget %d",
  1079. work_done, budget);
  1080. budget -= work_done;
  1081. if (budget <= 0) {
  1082. goto budget_done;
  1083. }
  1084. remaining_quota = budget;
  1085. }
  1086. /* Process Rx WBM release ring interrupt */
  1087. if (rx_wbm_rel_mask) {
  1088. work_done = dp_rx_wbm_err_process(soc,
  1089. soc->rx_rel_ring.hal_srng, remaining_quota);
  1090. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1091. "WBM Release Ring: work_done %d budget %d",
  1092. work_done, budget);
  1093. budget -= work_done;
  1094. if (budget <= 0) {
  1095. goto budget_done;
  1096. }
  1097. remaining_quota = budget;
  1098. }
  1099. /* Process Rx interrupts */
  1100. if (rx_mask) {
  1101. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1102. if (rx_mask & (1 << ring)) {
  1103. work_done = dp_rx_process(int_ctx,
  1104. soc->reo_dest_ring[ring].hal_srng,
  1105. ring,
  1106. remaining_quota);
  1107. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1108. "rx mask 0x%x ring %d, work_done %d budget %d",
  1109. rx_mask, ring, work_done, budget);
  1110. budget -= work_done;
  1111. if (budget <= 0)
  1112. goto budget_done;
  1113. remaining_quota = budget;
  1114. }
  1115. }
  1116. }
  1117. if (reo_status_mask)
  1118. dp_reo_status_ring_handler(soc);
  1119. /* Process LMAC interrupts */
  1120. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1121. pdev = soc->pdev_list[ring];
  1122. if (pdev == NULL)
  1123. continue;
  1124. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1125. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1126. pdev->pdev_id);
  1127. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1128. work_done = dp_mon_process(soc, mac_for_pdev,
  1129. remaining_quota);
  1130. budget -= work_done;
  1131. if (budget <= 0)
  1132. goto budget_done;
  1133. remaining_quota = budget;
  1134. }
  1135. if (int_ctx->rxdma2host_ring_mask &
  1136. (1 << mac_for_pdev)) {
  1137. work_done = dp_rxdma_err_process(soc,
  1138. mac_for_pdev,
  1139. remaining_quota);
  1140. budget -= work_done;
  1141. if (budget <= 0)
  1142. goto budget_done;
  1143. remaining_quota = budget;
  1144. }
  1145. if (int_ctx->host2rxdma_ring_mask &
  1146. (1 << mac_for_pdev)) {
  1147. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1148. union dp_rx_desc_list_elem_t *tail = NULL;
  1149. struct dp_srng *rx_refill_buf_ring =
  1150. &pdev->rx_refill_buf_ring;
  1151. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1152. 1);
  1153. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1154. rx_refill_buf_ring,
  1155. &soc->rx_desc_buf[mac_for_pdev], 0,
  1156. &desc_list, &tail);
  1157. }
  1158. }
  1159. }
  1160. qdf_lro_flush(int_ctx->lro_ctx);
  1161. budget_done:
  1162. return dp_budget - budget;
  1163. }
  1164. /* dp_interrupt_timer()- timer poll for interrupts
  1165. *
  1166. * @arg: SoC Handle
  1167. *
  1168. * Return:
  1169. *
  1170. */
  1171. static void dp_interrupt_timer(void *arg)
  1172. {
  1173. struct dp_soc *soc = (struct dp_soc *) arg;
  1174. int i;
  1175. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1176. for (i = 0;
  1177. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1178. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1179. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1180. }
  1181. }
  1182. /*
  1183. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1184. * @txrx_soc: DP SOC handle
  1185. *
  1186. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1187. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1188. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1189. *
  1190. * Return: 0 for success, nonzero for failure.
  1191. */
  1192. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1193. {
  1194. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1195. int i;
  1196. soc->intr_mode = DP_INTR_POLL;
  1197. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1198. soc->intr_ctx[i].dp_intr_id = i;
  1199. soc->intr_ctx[i].tx_ring_mask =
  1200. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1201. soc->intr_ctx[i].rx_ring_mask =
  1202. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1203. soc->intr_ctx[i].rx_mon_ring_mask =
  1204. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1205. soc->intr_ctx[i].rx_err_ring_mask =
  1206. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1207. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1208. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1209. soc->intr_ctx[i].reo_status_ring_mask =
  1210. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1211. soc->intr_ctx[i].rxdma2host_ring_mask =
  1212. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1213. soc->intr_ctx[i].soc = soc;
  1214. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1215. }
  1216. qdf_timer_init(soc->osdev, &soc->int_timer,
  1217. dp_interrupt_timer, (void *)soc,
  1218. QDF_TIMER_TYPE_WAKE_APPS);
  1219. return QDF_STATUS_SUCCESS;
  1220. }
  1221. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1222. #if defined(CONFIG_MCL)
  1223. /*
  1224. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1225. * @txrx_soc: DP SOC handle
  1226. *
  1227. * Call the appropriate attach function based on the mode of operation.
  1228. * This is a WAR for enabling monitor mode.
  1229. *
  1230. * Return: 0 for success. nonzero for failure.
  1231. */
  1232. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1233. {
  1234. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1235. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1236. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1237. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1238. "%s: Poll mode", __func__);
  1239. return dp_soc_attach_poll(txrx_soc);
  1240. } else {
  1241. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1242. "%s: Interrupt mode", __func__);
  1243. return dp_soc_interrupt_attach(txrx_soc);
  1244. }
  1245. }
  1246. #else
  1247. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1248. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1249. {
  1250. return dp_soc_attach_poll(txrx_soc);
  1251. }
  1252. #else
  1253. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1254. {
  1255. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1256. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1257. return dp_soc_attach_poll(txrx_soc);
  1258. else
  1259. return dp_soc_interrupt_attach(txrx_soc);
  1260. }
  1261. #endif
  1262. #endif
  1263. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1264. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1265. {
  1266. int j;
  1267. int num_irq = 0;
  1268. int tx_mask =
  1269. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1270. int rx_mask =
  1271. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1272. int rx_mon_mask =
  1273. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1274. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1275. soc->wlan_cfg_ctx, intr_ctx_num);
  1276. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1277. soc->wlan_cfg_ctx, intr_ctx_num);
  1278. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1279. soc->wlan_cfg_ctx, intr_ctx_num);
  1280. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1281. soc->wlan_cfg_ctx, intr_ctx_num);
  1282. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1283. soc->wlan_cfg_ctx, intr_ctx_num);
  1284. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1285. if (tx_mask & (1 << j)) {
  1286. irq_id_map[num_irq++] =
  1287. (wbm2host_tx_completions_ring1 - j);
  1288. }
  1289. if (rx_mask & (1 << j)) {
  1290. irq_id_map[num_irq++] =
  1291. (reo2host_destination_ring1 - j);
  1292. }
  1293. if (rxdma2host_ring_mask & (1 << j)) {
  1294. irq_id_map[num_irq++] =
  1295. rxdma2host_destination_ring_mac1 -
  1296. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1297. }
  1298. if (host2rxdma_ring_mask & (1 << j)) {
  1299. irq_id_map[num_irq++] =
  1300. host2rxdma_host_buf_ring_mac1 -
  1301. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1302. }
  1303. if (rx_mon_mask & (1 << j)) {
  1304. irq_id_map[num_irq++] =
  1305. ppdu_end_interrupts_mac1 -
  1306. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1307. irq_id_map[num_irq++] =
  1308. rxdma2host_monitor_status_ring_mac1 -
  1309. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1310. }
  1311. if (rx_wbm_rel_ring_mask & (1 << j))
  1312. irq_id_map[num_irq++] = wbm2host_rx_release;
  1313. if (rx_err_ring_mask & (1 << j))
  1314. irq_id_map[num_irq++] = reo2host_exception;
  1315. if (reo_status_ring_mask & (1 << j))
  1316. irq_id_map[num_irq++] = reo2host_status;
  1317. }
  1318. *num_irq_r = num_irq;
  1319. }
  1320. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1321. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1322. int msi_vector_count, int msi_vector_start)
  1323. {
  1324. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1325. soc->wlan_cfg_ctx, intr_ctx_num);
  1326. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1327. soc->wlan_cfg_ctx, intr_ctx_num);
  1328. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1329. soc->wlan_cfg_ctx, intr_ctx_num);
  1330. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1331. soc->wlan_cfg_ctx, intr_ctx_num);
  1332. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1333. soc->wlan_cfg_ctx, intr_ctx_num);
  1334. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1335. soc->wlan_cfg_ctx, intr_ctx_num);
  1336. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1337. soc->wlan_cfg_ctx, intr_ctx_num);
  1338. unsigned int vector =
  1339. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1340. int num_irq = 0;
  1341. soc->intr_mode = DP_INTR_MSI;
  1342. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1343. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1344. irq_id_map[num_irq++] =
  1345. pld_get_msi_irq(soc->osdev->dev, vector);
  1346. *num_irq_r = num_irq;
  1347. }
  1348. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1349. int *irq_id_map, int *num_irq)
  1350. {
  1351. int msi_vector_count, ret;
  1352. uint32_t msi_base_data, msi_vector_start;
  1353. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1354. &msi_vector_count,
  1355. &msi_base_data,
  1356. &msi_vector_start);
  1357. if (ret)
  1358. return dp_soc_interrupt_map_calculate_integrated(soc,
  1359. intr_ctx_num, irq_id_map, num_irq);
  1360. else
  1361. dp_soc_interrupt_map_calculate_msi(soc,
  1362. intr_ctx_num, irq_id_map, num_irq,
  1363. msi_vector_count, msi_vector_start);
  1364. }
  1365. /*
  1366. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1367. * @txrx_soc: DP SOC handle
  1368. *
  1369. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1370. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1371. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1372. *
  1373. * Return: 0 for success. nonzero for failure.
  1374. */
  1375. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1376. {
  1377. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1378. int i = 0;
  1379. int num_irq = 0;
  1380. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1381. int ret = 0;
  1382. /* Map of IRQ ids registered with one interrupt context */
  1383. int irq_id_map[HIF_MAX_GRP_IRQ];
  1384. int tx_mask =
  1385. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1386. int rx_mask =
  1387. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1388. int rx_mon_mask =
  1389. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1390. int rx_err_ring_mask =
  1391. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1392. int rx_wbm_rel_ring_mask =
  1393. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1394. int reo_status_ring_mask =
  1395. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1396. int rxdma2host_ring_mask =
  1397. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1398. int host2rxdma_ring_mask =
  1399. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1400. soc->intr_ctx[i].dp_intr_id = i;
  1401. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1402. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1403. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1404. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1405. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1406. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1407. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1408. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1409. soc->intr_ctx[i].soc = soc;
  1410. num_irq = 0;
  1411. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1412. &num_irq);
  1413. ret = hif_register_ext_group(soc->hif_handle,
  1414. num_irq, irq_id_map, dp_service_srngs,
  1415. &soc->intr_ctx[i], "dp_intr",
  1416. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1417. if (ret) {
  1418. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1419. FL("failed, ret = %d"), ret);
  1420. return QDF_STATUS_E_FAILURE;
  1421. }
  1422. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1423. }
  1424. hif_configure_ext_group_interrupts(soc->hif_handle);
  1425. return QDF_STATUS_SUCCESS;
  1426. }
  1427. /*
  1428. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1429. * @txrx_soc: DP SOC handle
  1430. *
  1431. * Return: void
  1432. */
  1433. static void dp_soc_interrupt_detach(void *txrx_soc)
  1434. {
  1435. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1436. int i;
  1437. if (soc->intr_mode == DP_INTR_POLL) {
  1438. qdf_timer_stop(&soc->int_timer);
  1439. qdf_timer_free(&soc->int_timer);
  1440. } else {
  1441. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1442. }
  1443. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1444. soc->intr_ctx[i].tx_ring_mask = 0;
  1445. soc->intr_ctx[i].rx_ring_mask = 0;
  1446. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1447. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1448. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1449. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1450. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1451. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1452. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1453. }
  1454. }
  1455. #define AVG_MAX_MPDUS_PER_TID 128
  1456. #define AVG_TIDS_PER_CLIENT 2
  1457. #define AVG_FLOWS_PER_TID 2
  1458. #define AVG_MSDUS_PER_FLOW 128
  1459. #define AVG_MSDUS_PER_MPDU 4
  1460. /*
  1461. * Allocate and setup link descriptor pool that will be used by HW for
  1462. * various link and queue descriptors and managed by WBM
  1463. */
  1464. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1465. {
  1466. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1467. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1468. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1469. uint32_t num_mpdus_per_link_desc =
  1470. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1471. uint32_t num_msdus_per_link_desc =
  1472. hal_num_msdus_per_link_desc(soc->hal_soc);
  1473. uint32_t num_mpdu_links_per_queue_desc =
  1474. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1475. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1476. uint32_t total_link_descs, total_mem_size;
  1477. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1478. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1479. uint32_t num_link_desc_banks;
  1480. uint32_t last_bank_size = 0;
  1481. uint32_t entry_size, num_entries;
  1482. int i;
  1483. uint32_t desc_id = 0;
  1484. /* Only Tx queue descriptors are allocated from common link descriptor
  1485. * pool Rx queue descriptors are not included in this because (REO queue
  1486. * extension descriptors) they are expected to be allocated contiguously
  1487. * with REO queue descriptors
  1488. */
  1489. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1490. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1491. num_mpdu_queue_descs = num_mpdu_link_descs /
  1492. num_mpdu_links_per_queue_desc;
  1493. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1494. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1495. num_msdus_per_link_desc;
  1496. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1497. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1498. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1499. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1500. /* Round up to power of 2 */
  1501. total_link_descs = 1;
  1502. while (total_link_descs < num_entries)
  1503. total_link_descs <<= 1;
  1504. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1505. FL("total_link_descs: %u, link_desc_size: %d"),
  1506. total_link_descs, link_desc_size);
  1507. total_mem_size = total_link_descs * link_desc_size;
  1508. total_mem_size += link_desc_align;
  1509. if (total_mem_size <= max_alloc_size) {
  1510. num_link_desc_banks = 0;
  1511. last_bank_size = total_mem_size;
  1512. } else {
  1513. num_link_desc_banks = (total_mem_size) /
  1514. (max_alloc_size - link_desc_align);
  1515. last_bank_size = total_mem_size %
  1516. (max_alloc_size - link_desc_align);
  1517. }
  1518. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1519. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1520. total_mem_size, num_link_desc_banks);
  1521. for (i = 0; i < num_link_desc_banks; i++) {
  1522. soc->link_desc_banks[i].base_vaddr_unaligned =
  1523. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1524. max_alloc_size,
  1525. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1526. soc->link_desc_banks[i].size = max_alloc_size;
  1527. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1528. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1529. ((unsigned long)(
  1530. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1531. link_desc_align));
  1532. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1533. soc->link_desc_banks[i].base_paddr_unaligned) +
  1534. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1535. (unsigned long)(
  1536. soc->link_desc_banks[i].base_vaddr_unaligned));
  1537. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1538. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1539. FL("Link descriptor memory alloc failed"));
  1540. goto fail;
  1541. }
  1542. }
  1543. if (last_bank_size) {
  1544. /* Allocate last bank in case total memory required is not exact
  1545. * multiple of max_alloc_size
  1546. */
  1547. soc->link_desc_banks[i].base_vaddr_unaligned =
  1548. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1549. last_bank_size,
  1550. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1551. soc->link_desc_banks[i].size = last_bank_size;
  1552. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1553. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1554. ((unsigned long)(
  1555. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1556. link_desc_align));
  1557. soc->link_desc_banks[i].base_paddr =
  1558. (unsigned long)(
  1559. soc->link_desc_banks[i].base_paddr_unaligned) +
  1560. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1561. (unsigned long)(
  1562. soc->link_desc_banks[i].base_vaddr_unaligned));
  1563. }
  1564. /* Allocate and setup link descriptor idle list for HW internal use */
  1565. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1566. total_mem_size = entry_size * total_link_descs;
  1567. if (total_mem_size <= max_alloc_size) {
  1568. void *desc;
  1569. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1570. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1571. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1572. FL("Link desc idle ring setup failed"));
  1573. goto fail;
  1574. }
  1575. hal_srng_access_start_unlocked(soc->hal_soc,
  1576. soc->wbm_idle_link_ring.hal_srng);
  1577. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1578. soc->link_desc_banks[i].base_paddr; i++) {
  1579. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1580. ((unsigned long)(
  1581. soc->link_desc_banks[i].base_vaddr) -
  1582. (unsigned long)(
  1583. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1584. / link_desc_size;
  1585. unsigned long paddr = (unsigned long)(
  1586. soc->link_desc_banks[i].base_paddr);
  1587. while (num_entries && (desc = hal_srng_src_get_next(
  1588. soc->hal_soc,
  1589. soc->wbm_idle_link_ring.hal_srng))) {
  1590. hal_set_link_desc_addr(desc,
  1591. LINK_DESC_COOKIE(desc_id, i), paddr);
  1592. num_entries--;
  1593. desc_id++;
  1594. paddr += link_desc_size;
  1595. }
  1596. }
  1597. hal_srng_access_end_unlocked(soc->hal_soc,
  1598. soc->wbm_idle_link_ring.hal_srng);
  1599. } else {
  1600. uint32_t num_scatter_bufs;
  1601. uint32_t num_entries_per_buf;
  1602. uint32_t rem_entries;
  1603. uint8_t *scatter_buf_ptr;
  1604. uint16_t scatter_buf_num;
  1605. soc->wbm_idle_scatter_buf_size =
  1606. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1607. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1608. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1609. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1610. soc->hal_soc, total_mem_size,
  1611. soc->wbm_idle_scatter_buf_size);
  1612. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1613. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1614. FL("scatter bufs size out of bounds"));
  1615. goto fail;
  1616. }
  1617. for (i = 0; i < num_scatter_bufs; i++) {
  1618. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1619. qdf_mem_alloc_consistent(soc->osdev,
  1620. soc->osdev->dev,
  1621. soc->wbm_idle_scatter_buf_size,
  1622. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1623. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1624. QDF_TRACE(QDF_MODULE_ID_DP,
  1625. QDF_TRACE_LEVEL_ERROR,
  1626. FL("Scatter list memory alloc failed"));
  1627. goto fail;
  1628. }
  1629. }
  1630. /* Populate idle list scatter buffers with link descriptor
  1631. * pointers
  1632. */
  1633. scatter_buf_num = 0;
  1634. scatter_buf_ptr = (uint8_t *)(
  1635. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1636. rem_entries = num_entries_per_buf;
  1637. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1638. soc->link_desc_banks[i].base_paddr; i++) {
  1639. uint32_t num_link_descs =
  1640. (soc->link_desc_banks[i].size -
  1641. ((unsigned long)(
  1642. soc->link_desc_banks[i].base_vaddr) -
  1643. (unsigned long)(
  1644. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1645. / link_desc_size;
  1646. unsigned long paddr = (unsigned long)(
  1647. soc->link_desc_banks[i].base_paddr);
  1648. while (num_link_descs) {
  1649. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1650. LINK_DESC_COOKIE(desc_id, i), paddr);
  1651. num_link_descs--;
  1652. desc_id++;
  1653. paddr += link_desc_size;
  1654. rem_entries--;
  1655. if (rem_entries) {
  1656. scatter_buf_ptr += entry_size;
  1657. } else {
  1658. rem_entries = num_entries_per_buf;
  1659. scatter_buf_num++;
  1660. if (scatter_buf_num >= num_scatter_bufs)
  1661. break;
  1662. scatter_buf_ptr = (uint8_t *)(
  1663. soc->wbm_idle_scatter_buf_base_vaddr[
  1664. scatter_buf_num]);
  1665. }
  1666. }
  1667. }
  1668. /* Setup link descriptor idle list in HW */
  1669. hal_setup_link_idle_list(soc->hal_soc,
  1670. soc->wbm_idle_scatter_buf_base_paddr,
  1671. soc->wbm_idle_scatter_buf_base_vaddr,
  1672. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1673. (uint32_t)(scatter_buf_ptr -
  1674. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1675. scatter_buf_num-1])), total_link_descs);
  1676. }
  1677. return 0;
  1678. fail:
  1679. if (soc->wbm_idle_link_ring.hal_srng) {
  1680. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1681. WBM_IDLE_LINK, 0);
  1682. }
  1683. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1684. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1685. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1686. soc->wbm_idle_scatter_buf_size,
  1687. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1688. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1689. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1690. }
  1691. }
  1692. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1693. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1694. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1695. soc->link_desc_banks[i].size,
  1696. soc->link_desc_banks[i].base_vaddr_unaligned,
  1697. soc->link_desc_banks[i].base_paddr_unaligned,
  1698. 0);
  1699. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1700. }
  1701. }
  1702. return QDF_STATUS_E_FAILURE;
  1703. }
  1704. /*
  1705. * Free link descriptor pool that was setup HW
  1706. */
  1707. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1708. {
  1709. int i;
  1710. if (soc->wbm_idle_link_ring.hal_srng) {
  1711. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1712. WBM_IDLE_LINK, 0);
  1713. }
  1714. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1715. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1716. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1717. soc->wbm_idle_scatter_buf_size,
  1718. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1719. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1720. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1721. }
  1722. }
  1723. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1724. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1725. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1726. soc->link_desc_banks[i].size,
  1727. soc->link_desc_banks[i].base_vaddr_unaligned,
  1728. soc->link_desc_banks[i].base_paddr_unaligned,
  1729. 0);
  1730. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1731. }
  1732. }
  1733. }
  1734. #ifdef IPA_OFFLOAD
  1735. #define REO_DST_RING_SIZE_QCA6290 1023
  1736. #ifndef QCA_WIFI_QCA8074_VP
  1737. #define REO_DST_RING_SIZE_QCA8074 1023
  1738. #else
  1739. #define REO_DST_RING_SIZE_QCA8074 8
  1740. #endif /* QCA_WIFI_QCA8074_VP */
  1741. #else
  1742. #define REO_DST_RING_SIZE_QCA6290 1024
  1743. #ifndef QCA_WIFI_QCA8074_VP
  1744. #define REO_DST_RING_SIZE_QCA8074 2048
  1745. #else
  1746. #define REO_DST_RING_SIZE_QCA8074 8
  1747. #endif /* QCA_WIFI_QCA8074_VP */
  1748. #endif /* IPA_OFFLOAD */
  1749. /*
  1750. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1751. * @soc: Datapath SOC handle
  1752. *
  1753. * This is a timer function used to age out stale AST nodes from
  1754. * AST table
  1755. */
  1756. #ifdef FEATURE_WDS
  1757. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1758. {
  1759. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1760. struct dp_pdev *pdev;
  1761. struct dp_vdev *vdev;
  1762. struct dp_peer *peer;
  1763. struct dp_ast_entry *ase, *temp_ase;
  1764. int i;
  1765. bool check_wds_ase = false;
  1766. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1767. soc->wds_ast_aging_timer_cnt = 0;
  1768. check_wds_ase = true;
  1769. }
  1770. qdf_spin_lock_bh(&soc->ast_lock);
  1771. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1772. pdev = soc->pdev_list[i];
  1773. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1774. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1775. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1776. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1777. /*
  1778. * Do not expire static ast entries
  1779. * and HM WDS entries
  1780. */
  1781. if (ase->type !=
  1782. CDP_TXRX_AST_TYPE_WDS &&
  1783. ase->type !=
  1784. CDP_TXRX_AST_TYPE_MEC &&
  1785. ase->type !=
  1786. CDP_TXRX_AST_TYPE_DA)
  1787. continue;
  1788. /* Expire MEC entry every n sec.
  1789. * This needs to be expired in
  1790. * case if STA backbone is made as
  1791. * AP backbone, In this case it needs
  1792. * to be re-added as a WDS entry.
  1793. */
  1794. if (ase->is_active && ase->type ==
  1795. CDP_TXRX_AST_TYPE_MEC) {
  1796. ase->is_active = FALSE;
  1797. continue;
  1798. } else if (ase->is_active &&
  1799. check_wds_ase) {
  1800. ase->is_active = FALSE;
  1801. continue;
  1802. }
  1803. if (ase->type ==
  1804. CDP_TXRX_AST_TYPE_MEC) {
  1805. DP_STATS_INC(soc,
  1806. ast.aged_out, 1);
  1807. dp_peer_del_ast(soc, ase);
  1808. } else if (check_wds_ase) {
  1809. DP_STATS_INC(soc,
  1810. ast.aged_out, 1);
  1811. dp_peer_del_ast(soc, ase);
  1812. }
  1813. }
  1814. }
  1815. }
  1816. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1817. }
  1818. qdf_spin_unlock_bh(&soc->ast_lock);
  1819. if (qdf_atomic_read(&soc->cmn_init_done))
  1820. qdf_timer_mod(&soc->ast_aging_timer,
  1821. DP_AST_AGING_TIMER_DEFAULT_MS);
  1822. }
  1823. /*
  1824. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1825. * @soc: Datapath SOC handle
  1826. *
  1827. * Return: None
  1828. */
  1829. static void dp_soc_wds_attach(struct dp_soc *soc)
  1830. {
  1831. soc->wds_ast_aging_timer_cnt = 0;
  1832. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1833. dp_ast_aging_timer_fn, (void *)soc,
  1834. QDF_TIMER_TYPE_WAKE_APPS);
  1835. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  1836. }
  1837. /*
  1838. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1839. * @txrx_soc: DP SOC handle
  1840. *
  1841. * Return: None
  1842. */
  1843. static void dp_soc_wds_detach(struct dp_soc *soc)
  1844. {
  1845. qdf_timer_stop(&soc->ast_aging_timer);
  1846. qdf_timer_free(&soc->ast_aging_timer);
  1847. }
  1848. #else
  1849. static void dp_soc_wds_attach(struct dp_soc *soc)
  1850. {
  1851. }
  1852. static void dp_soc_wds_detach(struct dp_soc *soc)
  1853. {
  1854. }
  1855. #endif
  1856. /*
  1857. * dp_soc_reset_ring_map() - Reset cpu ring map
  1858. * @soc: Datapath soc handler
  1859. *
  1860. * This api resets the default cpu ring map
  1861. */
  1862. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1863. {
  1864. uint8_t i;
  1865. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1866. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1867. switch (nss_config) {
  1868. case dp_nss_cfg_first_radio:
  1869. /*
  1870. * Setting Tx ring map for one nss offloaded radio
  1871. */
  1872. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1873. break;
  1874. case dp_nss_cfg_second_radio:
  1875. /*
  1876. * Setting Tx ring for two nss offloaded radios
  1877. */
  1878. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1879. break;
  1880. case dp_nss_cfg_dbdc:
  1881. /*
  1882. * Setting Tx ring map for 2 nss offloaded radios
  1883. */
  1884. soc->tx_ring_map[i] =
  1885. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  1886. break;
  1887. case dp_nss_cfg_dbtc:
  1888. /*
  1889. * Setting Tx ring map for 3 nss offloaded radios
  1890. */
  1891. soc->tx_ring_map[i] =
  1892. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  1893. break;
  1894. default:
  1895. dp_err("tx_ring_map failed due to invalid nss cfg");
  1896. break;
  1897. }
  1898. }
  1899. }
  1900. /*
  1901. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1902. * @dp_soc - DP soc handle
  1903. * @ring_type - ring type
  1904. * @ring_num - ring_num
  1905. *
  1906. * return 0 or 1
  1907. */
  1908. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1909. {
  1910. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1911. uint8_t status = 0;
  1912. switch (ring_type) {
  1913. case WBM2SW_RELEASE:
  1914. case REO_DST:
  1915. case RXDMA_BUF:
  1916. status = ((nss_config) & (1 << ring_num));
  1917. break;
  1918. default:
  1919. break;
  1920. }
  1921. return status;
  1922. }
  1923. /*
  1924. * dp_soc_reset_intr_mask() - reset interrupt mask
  1925. * @dp_soc - DP Soc handle
  1926. *
  1927. * Return: Return void
  1928. */
  1929. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1930. {
  1931. uint8_t j;
  1932. int *grp_mask = NULL;
  1933. int group_number, mask, num_ring;
  1934. /* number of tx ring */
  1935. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1936. /*
  1937. * group mask for tx completion ring.
  1938. */
  1939. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1940. /* loop and reset the mask for only offloaded ring */
  1941. for (j = 0; j < num_ring; j++) {
  1942. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1943. continue;
  1944. }
  1945. /*
  1946. * Group number corresponding to tx offloaded ring.
  1947. */
  1948. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1949. if (group_number < 0) {
  1950. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1951. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1952. WBM2SW_RELEASE, j);
  1953. return;
  1954. }
  1955. /* reset the tx mask for offloaded ring */
  1956. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1957. mask &= (~(1 << j));
  1958. /*
  1959. * reset the interrupt mask for offloaded ring.
  1960. */
  1961. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1962. }
  1963. /* number of rx rings */
  1964. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1965. /*
  1966. * group mask for reo destination ring.
  1967. */
  1968. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1969. /* loop and reset the mask for only offloaded ring */
  1970. for (j = 0; j < num_ring; j++) {
  1971. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1972. continue;
  1973. }
  1974. /*
  1975. * Group number corresponding to rx offloaded ring.
  1976. */
  1977. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1978. if (group_number < 0) {
  1979. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1980. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1981. REO_DST, j);
  1982. return;
  1983. }
  1984. /* set the interrupt mask for offloaded ring */
  1985. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1986. mask &= (~(1 << j));
  1987. /*
  1988. * set the interrupt mask to zero for rx offloaded radio.
  1989. */
  1990. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1991. }
  1992. /*
  1993. * group mask for Rx buffer refill ring
  1994. */
  1995. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1996. /* loop and reset the mask for only offloaded ring */
  1997. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1998. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1999. continue;
  2000. }
  2001. /*
  2002. * Group number corresponding to rx offloaded ring.
  2003. */
  2004. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2005. if (group_number < 0) {
  2006. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2007. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2008. REO_DST, j);
  2009. return;
  2010. }
  2011. /* set the interrupt mask for offloaded ring */
  2012. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2013. group_number);
  2014. mask &= (~(1 << j));
  2015. /*
  2016. * set the interrupt mask to zero for rx offloaded radio.
  2017. */
  2018. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2019. group_number, mask);
  2020. }
  2021. }
  2022. #ifdef IPA_OFFLOAD
  2023. /**
  2024. * dp_reo_remap_config() - configure reo remap register value based
  2025. * nss configuration.
  2026. * based on offload_radio value below remap configuration
  2027. * get applied.
  2028. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2029. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2030. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2031. * 3 - both Radios handled by NSS (remap not required)
  2032. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2033. *
  2034. * @remap1: output parameter indicates reo remap 1 register value
  2035. * @remap2: output parameter indicates reo remap 2 register value
  2036. * Return: bool type, true if remap is configured else false.
  2037. */
  2038. static bool dp_reo_remap_config(struct dp_soc *soc,
  2039. uint32_t *remap1,
  2040. uint32_t *remap2)
  2041. {
  2042. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2043. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2044. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2045. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2046. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2047. return true;
  2048. }
  2049. #else
  2050. static bool dp_reo_remap_config(struct dp_soc *soc,
  2051. uint32_t *remap1,
  2052. uint32_t *remap2)
  2053. {
  2054. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2055. switch (offload_radio) {
  2056. case dp_nss_cfg_default:
  2057. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2058. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2059. (0x3 << 18) | (0x4 << 21)) << 8;
  2060. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2061. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2062. (0x3 << 18) | (0x4 << 21)) << 8;
  2063. break;
  2064. case dp_nss_cfg_first_radio:
  2065. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2066. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2067. (0x2 << 18) | (0x3 << 21)) << 8;
  2068. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2069. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2070. (0x4 << 18) | (0x2 << 21)) << 8;
  2071. break;
  2072. case dp_nss_cfg_second_radio:
  2073. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2074. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2075. (0x1 << 18) | (0x3 << 21)) << 8;
  2076. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2077. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2078. (0x4 << 18) | (0x1 << 21)) << 8;
  2079. break;
  2080. case dp_nss_cfg_dbdc:
  2081. case dp_nss_cfg_dbtc:
  2082. /* return false if both or all are offloaded to NSS */
  2083. return false;
  2084. }
  2085. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2086. *remap1, *remap2, offload_radio);
  2087. return true;
  2088. }
  2089. #endif
  2090. /*
  2091. * dp_reo_frag_dst_set() - configure reo register to set the
  2092. * fragment destination ring
  2093. * @soc : Datapath soc
  2094. * @frag_dst_ring : output parameter to set fragment destination ring
  2095. *
  2096. * Based on offload_radio below fragment destination rings is selected
  2097. * 0 - TCL
  2098. * 1 - SW1
  2099. * 2 - SW2
  2100. * 3 - SW3
  2101. * 4 - SW4
  2102. * 5 - Release
  2103. * 6 - FW
  2104. * 7 - alternate select
  2105. *
  2106. * return: void
  2107. */
  2108. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2109. {
  2110. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2111. switch (offload_radio) {
  2112. case dp_nss_cfg_default:
  2113. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2114. break;
  2115. case dp_nss_cfg_dbdc:
  2116. case dp_nss_cfg_dbtc:
  2117. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2118. break;
  2119. default:
  2120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2121. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2122. break;
  2123. }
  2124. }
  2125. /*
  2126. * dp_soc_cmn_setup() - Common SoC level initializion
  2127. * @soc: Datapath SOC handle
  2128. *
  2129. * This is an internal function used to setup common SOC data structures,
  2130. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2131. */
  2132. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2133. {
  2134. int i;
  2135. struct hal_reo_params reo_params;
  2136. int tx_ring_size;
  2137. int tx_comp_ring_size;
  2138. int reo_dst_ring_size;
  2139. uint32_t entries;
  2140. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2141. if (qdf_atomic_read(&soc->cmn_init_done))
  2142. return 0;
  2143. if (dp_hw_link_desc_pool_setup(soc))
  2144. goto fail1;
  2145. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2146. /* Setup SRNG rings */
  2147. /* Common rings */
  2148. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2149. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2150. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2151. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2152. goto fail1;
  2153. }
  2154. soc->num_tcl_data_rings = 0;
  2155. /* Tx data rings */
  2156. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2157. soc->num_tcl_data_rings =
  2158. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2159. tx_comp_ring_size =
  2160. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2161. tx_ring_size =
  2162. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2163. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2164. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2165. TCL_DATA, i, 0, tx_ring_size)) {
  2166. QDF_TRACE(QDF_MODULE_ID_DP,
  2167. QDF_TRACE_LEVEL_ERROR,
  2168. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2169. goto fail1;
  2170. }
  2171. /*
  2172. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2173. * count
  2174. */
  2175. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2176. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2177. QDF_TRACE(QDF_MODULE_ID_DP,
  2178. QDF_TRACE_LEVEL_ERROR,
  2179. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2180. goto fail1;
  2181. }
  2182. }
  2183. } else {
  2184. /* This will be incremented during per pdev ring setup */
  2185. soc->num_tcl_data_rings = 0;
  2186. }
  2187. if (dp_tx_soc_attach(soc)) {
  2188. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2189. FL("dp_tx_soc_attach failed"));
  2190. goto fail1;
  2191. }
  2192. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2193. /* TCL command and status rings */
  2194. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2195. entries)) {
  2196. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2197. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2198. goto fail1;
  2199. }
  2200. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2201. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2202. entries)) {
  2203. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2204. FL("dp_srng_setup failed for tcl_status_ring"));
  2205. goto fail1;
  2206. }
  2207. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2208. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2209. * descriptors
  2210. */
  2211. /* Rx data rings */
  2212. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2213. soc->num_reo_dest_rings =
  2214. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2215. QDF_TRACE(QDF_MODULE_ID_DP,
  2216. QDF_TRACE_LEVEL_INFO,
  2217. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2218. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2219. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2220. i, 0, reo_dst_ring_size)) {
  2221. QDF_TRACE(QDF_MODULE_ID_DP,
  2222. QDF_TRACE_LEVEL_ERROR,
  2223. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2224. goto fail1;
  2225. }
  2226. }
  2227. } else {
  2228. /* This will be incremented during per pdev ring setup */
  2229. soc->num_reo_dest_rings = 0;
  2230. }
  2231. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2232. /* LMAC RxDMA to SW Rings configuration */
  2233. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2234. /* Only valid for MCL */
  2235. struct dp_pdev *pdev = soc->pdev_list[0];
  2236. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2237. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2238. RXDMA_DST, 0, i,
  2239. entries)) {
  2240. QDF_TRACE(QDF_MODULE_ID_DP,
  2241. QDF_TRACE_LEVEL_ERROR,
  2242. FL(RNG_ERR "rxdma_err_dst_ring"));
  2243. goto fail1;
  2244. }
  2245. }
  2246. }
  2247. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2248. /* REO reinjection ring */
  2249. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2250. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2251. entries)) {
  2252. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2253. FL("dp_srng_setup failed for reo_reinject_ring"));
  2254. goto fail1;
  2255. }
  2256. /* Rx release ring */
  2257. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2258. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2260. FL("dp_srng_setup failed for rx_rel_ring"));
  2261. goto fail1;
  2262. }
  2263. /* Rx exception ring */
  2264. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2265. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2266. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2267. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2268. FL("dp_srng_setup failed for reo_exception_ring"));
  2269. goto fail1;
  2270. }
  2271. /* REO command and status rings */
  2272. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2273. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2274. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2275. FL("dp_srng_setup failed for reo_cmd_ring"));
  2276. goto fail1;
  2277. }
  2278. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2279. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2280. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2281. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2282. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2283. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2284. FL("dp_srng_setup failed for reo_status_ring"));
  2285. goto fail1;
  2286. }
  2287. qdf_spinlock_create(&soc->ast_lock);
  2288. dp_soc_wds_attach(soc);
  2289. /* Reset the cpu ring map if radio is NSS offloaded */
  2290. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2291. dp_soc_reset_cpu_ring_map(soc);
  2292. dp_soc_reset_intr_mask(soc);
  2293. }
  2294. /* Setup HW REO */
  2295. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2296. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2297. /*
  2298. * Reo ring remap is not required if both radios
  2299. * are offloaded to NSS
  2300. */
  2301. if (!dp_reo_remap_config(soc,
  2302. &reo_params.remap1,
  2303. &reo_params.remap2))
  2304. goto out;
  2305. reo_params.rx_hash_enabled = true;
  2306. }
  2307. /* setup the global rx defrag waitlist */
  2308. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2309. soc->rx.defrag.timeout_ms =
  2310. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2311. soc->rx.flags.defrag_timeout_check =
  2312. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2313. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2314. out:
  2315. /*
  2316. * set the fragment destination ring
  2317. */
  2318. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2319. hal_reo_setup(soc->hal_soc, &reo_params);
  2320. qdf_atomic_set(&soc->cmn_init_done, 1);
  2321. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2322. return 0;
  2323. fail1:
  2324. /*
  2325. * Cleanup will be done as part of soc_detach, which will
  2326. * be called on pdev attach failure
  2327. */
  2328. return QDF_STATUS_E_FAILURE;
  2329. }
  2330. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2331. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2332. {
  2333. struct cdp_lro_hash_config lro_hash;
  2334. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2335. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2336. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2337. FL("LRO disabled RX hash disabled"));
  2338. return;
  2339. }
  2340. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2341. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2342. lro_hash.lro_enable = 1;
  2343. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2344. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2345. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2346. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2347. }
  2348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2349. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2350. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2351. LRO_IPV4_SEED_ARR_SZ));
  2352. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2353. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2354. LRO_IPV6_SEED_ARR_SZ));
  2355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2356. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2357. lro_hash.lro_enable, lro_hash.tcp_flag,
  2358. lro_hash.tcp_flag_mask);
  2359. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2360. QDF_TRACE_LEVEL_ERROR,
  2361. (void *)lro_hash.toeplitz_hash_ipv4,
  2362. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2363. LRO_IPV4_SEED_ARR_SZ));
  2364. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2365. QDF_TRACE_LEVEL_ERROR,
  2366. (void *)lro_hash.toeplitz_hash_ipv6,
  2367. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2368. LRO_IPV6_SEED_ARR_SZ));
  2369. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2370. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2371. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2372. (pdev->ctrl_pdev, &lro_hash);
  2373. }
  2374. /*
  2375. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2376. * @soc: data path SoC handle
  2377. * @pdev: Physical device handle
  2378. *
  2379. * Return: 0 - success, > 0 - failure
  2380. */
  2381. #ifdef QCA_HOST2FW_RXBUF_RING
  2382. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2383. struct dp_pdev *pdev)
  2384. {
  2385. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2386. int max_mac_rings;
  2387. int i;
  2388. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2389. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2390. for (i = 0; i < max_mac_rings; i++) {
  2391. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2392. "%s: pdev_id %d mac_id %d",
  2393. __func__, pdev->pdev_id, i);
  2394. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2395. RXDMA_BUF, 1, i,
  2396. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2397. QDF_TRACE(QDF_MODULE_ID_DP,
  2398. QDF_TRACE_LEVEL_ERROR,
  2399. FL("failed rx mac ring setup"));
  2400. return QDF_STATUS_E_FAILURE;
  2401. }
  2402. }
  2403. return QDF_STATUS_SUCCESS;
  2404. }
  2405. #else
  2406. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2407. struct dp_pdev *pdev)
  2408. {
  2409. return QDF_STATUS_SUCCESS;
  2410. }
  2411. #endif
  2412. /**
  2413. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2414. * @pdev - DP_PDEV handle
  2415. *
  2416. * Return: void
  2417. */
  2418. static inline void
  2419. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2420. {
  2421. uint8_t map_id;
  2422. struct dp_soc *soc = pdev->soc;
  2423. if (!soc)
  2424. return;
  2425. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2426. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2427. default_dscp_tid_map,
  2428. sizeof(default_dscp_tid_map));
  2429. }
  2430. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2431. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2432. default_dscp_tid_map,
  2433. map_id);
  2434. }
  2435. }
  2436. #ifdef IPA_OFFLOAD
  2437. /**
  2438. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2439. * @soc: data path instance
  2440. * @pdev: core txrx pdev context
  2441. *
  2442. * Return: QDF_STATUS_SUCCESS: success
  2443. * QDF_STATUS_E_RESOURCES: Error return
  2444. */
  2445. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2446. struct dp_pdev *pdev)
  2447. {
  2448. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2449. int entries;
  2450. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2451. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2452. /* Setup second Rx refill buffer ring */
  2453. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2454. IPA_RX_REFILL_BUF_RING_IDX,
  2455. pdev->pdev_id,
  2456. entries)) {
  2457. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2458. FL("dp_srng_setup failed second rx refill ring"));
  2459. return QDF_STATUS_E_FAILURE;
  2460. }
  2461. return QDF_STATUS_SUCCESS;
  2462. }
  2463. /**
  2464. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2465. * @soc: data path instance
  2466. * @pdev: core txrx pdev context
  2467. *
  2468. * Return: void
  2469. */
  2470. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2471. struct dp_pdev *pdev)
  2472. {
  2473. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2474. IPA_RX_REFILL_BUF_RING_IDX);
  2475. }
  2476. #else
  2477. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2478. struct dp_pdev *pdev)
  2479. {
  2480. return QDF_STATUS_SUCCESS;
  2481. }
  2482. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2483. struct dp_pdev *pdev)
  2484. {
  2485. }
  2486. #endif
  2487. #if !defined(DISABLE_MON_CONFIG)
  2488. /**
  2489. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2490. * @soc: soc handle
  2491. * @pdev: physical device handle
  2492. *
  2493. * Return: nonzero on failure and zero on success
  2494. */
  2495. static
  2496. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2497. {
  2498. int mac_id = 0;
  2499. int pdev_id = pdev->pdev_id;
  2500. int entries;
  2501. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2502. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2503. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2504. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2505. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2506. entries =
  2507. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2508. if (dp_srng_setup(soc,
  2509. &pdev->rxdma_mon_buf_ring[mac_id],
  2510. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2511. entries)) {
  2512. QDF_TRACE(QDF_MODULE_ID_DP,
  2513. QDF_TRACE_LEVEL_ERROR,
  2514. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2515. return QDF_STATUS_E_NOMEM;
  2516. }
  2517. entries =
  2518. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2519. if (dp_srng_setup(soc,
  2520. &pdev->rxdma_mon_dst_ring[mac_id],
  2521. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2522. entries)) {
  2523. QDF_TRACE(QDF_MODULE_ID_DP,
  2524. QDF_TRACE_LEVEL_ERROR,
  2525. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2526. return QDF_STATUS_E_NOMEM;
  2527. }
  2528. entries =
  2529. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2530. if (dp_srng_setup(soc,
  2531. &pdev->rxdma_mon_status_ring[mac_id],
  2532. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2533. entries)) {
  2534. QDF_TRACE(QDF_MODULE_ID_DP,
  2535. QDF_TRACE_LEVEL_ERROR,
  2536. FL(RNG_ERR "rxdma_mon_status_ring"));
  2537. return QDF_STATUS_E_NOMEM;
  2538. }
  2539. entries =
  2540. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2541. if (dp_srng_setup(soc,
  2542. &pdev->rxdma_mon_desc_ring[mac_id],
  2543. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2544. entries)) {
  2545. QDF_TRACE(QDF_MODULE_ID_DP,
  2546. QDF_TRACE_LEVEL_ERROR,
  2547. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2548. return QDF_STATUS_E_NOMEM;
  2549. }
  2550. } else {
  2551. entries =
  2552. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2553. if (dp_srng_setup(soc,
  2554. &pdev->rxdma_mon_status_ring[mac_id],
  2555. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2556. entries)) {
  2557. QDF_TRACE(QDF_MODULE_ID_DP,
  2558. QDF_TRACE_LEVEL_ERROR,
  2559. FL(RNG_ERR "rxdma_mon_status_ring"));
  2560. return QDF_STATUS_E_NOMEM;
  2561. }
  2562. }
  2563. }
  2564. return QDF_STATUS_SUCCESS;
  2565. }
  2566. #else
  2567. static
  2568. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2569. {
  2570. return QDF_STATUS_SUCCESS;
  2571. }
  2572. #endif
  2573. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2574. * @pdev_hdl: pdev handle
  2575. */
  2576. #ifdef ATH_SUPPORT_EXT_STAT
  2577. void dp_iterate_update_peer_list(void *pdev_hdl)
  2578. {
  2579. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2580. struct dp_vdev *vdev = NULL;
  2581. struct dp_peer *peer = NULL;
  2582. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2583. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2584. dp_cal_client_update_peer_stats(&peer->stats);
  2585. }
  2586. }
  2587. }
  2588. #else
  2589. void dp_iterate_update_peer_list(void *pdev_hdl)
  2590. {
  2591. }
  2592. #endif
  2593. /*
  2594. * dp_pdev_attach_wifi3() - attach txrx pdev
  2595. * @ctrl_pdev: Opaque PDEV object
  2596. * @txrx_soc: Datapath SOC handle
  2597. * @htc_handle: HTC handle for host-target interface
  2598. * @qdf_osdev: QDF OS device
  2599. * @pdev_id: PDEV ID
  2600. *
  2601. * Return: DP PDEV handle on success, NULL on failure
  2602. */
  2603. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2604. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2605. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2606. {
  2607. int tx_ring_size;
  2608. int tx_comp_ring_size;
  2609. int reo_dst_ring_size;
  2610. int entries;
  2611. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2612. int nss_cfg;
  2613. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2614. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2615. if (!pdev) {
  2616. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2617. FL("DP PDEV memory allocation failed"));
  2618. goto fail0;
  2619. }
  2620. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2621. if (!pdev->invalid_peer) {
  2622. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2623. FL("Invalid peer memory allocation failed"));
  2624. qdf_mem_free(pdev);
  2625. goto fail0;
  2626. }
  2627. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2628. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2629. if (!pdev->wlan_cfg_ctx) {
  2630. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2631. FL("pdev cfg_attach failed"));
  2632. qdf_mem_free(pdev->invalid_peer);
  2633. qdf_mem_free(pdev);
  2634. goto fail0;
  2635. }
  2636. /*
  2637. * set nss pdev config based on soc config
  2638. */
  2639. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2640. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2641. (nss_cfg & (1 << pdev_id)));
  2642. pdev->soc = soc;
  2643. pdev->ctrl_pdev = ctrl_pdev;
  2644. pdev->pdev_id = pdev_id;
  2645. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2646. soc->pdev_list[pdev_id] = pdev;
  2647. soc->pdev_count++;
  2648. TAILQ_INIT(&pdev->vdev_list);
  2649. qdf_spinlock_create(&pdev->vdev_list_lock);
  2650. pdev->vdev_count = 0;
  2651. qdf_spinlock_create(&pdev->tx_mutex);
  2652. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2653. TAILQ_INIT(&pdev->neighbour_peers_list);
  2654. pdev->neighbour_peers_added = false;
  2655. if (dp_soc_cmn_setup(soc)) {
  2656. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2657. FL("dp_soc_cmn_setup failed"));
  2658. goto fail1;
  2659. }
  2660. /* Setup per PDEV TCL rings if configured */
  2661. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2662. tx_ring_size =
  2663. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2664. tx_comp_ring_size =
  2665. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2666. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2667. pdev_id, pdev_id, tx_ring_size)) {
  2668. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2669. FL("dp_srng_setup failed for tcl_data_ring"));
  2670. goto fail1;
  2671. }
  2672. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2673. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2674. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2675. FL("dp_srng_setup failed for tx_comp_ring"));
  2676. goto fail1;
  2677. }
  2678. soc->num_tcl_data_rings++;
  2679. }
  2680. /* Tx specific init */
  2681. if (dp_tx_pdev_attach(pdev)) {
  2682. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2683. FL("dp_tx_pdev_attach failed"));
  2684. goto fail1;
  2685. }
  2686. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2687. /* Setup per PDEV REO rings if configured */
  2688. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2689. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2690. pdev_id, pdev_id, reo_dst_ring_size)) {
  2691. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2692. FL("dp_srng_setup failed for reo_dest_ringn"));
  2693. goto fail1;
  2694. }
  2695. soc->num_reo_dest_rings++;
  2696. }
  2697. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2698. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2699. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2700. FL("dp_srng_setup failed rx refill ring"));
  2701. goto fail1;
  2702. }
  2703. if (dp_rxdma_ring_setup(soc, pdev)) {
  2704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2705. FL("RXDMA ring config failed"));
  2706. goto fail1;
  2707. }
  2708. if (dp_mon_rings_setup(soc, pdev)) {
  2709. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2710. FL("MONITOR rings setup failed"));
  2711. goto fail1;
  2712. }
  2713. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2714. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2715. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2716. 0, pdev_id,
  2717. entries)) {
  2718. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2719. FL(RNG_ERR "rxdma_err_dst_ring"));
  2720. goto fail1;
  2721. }
  2722. }
  2723. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2724. goto fail1;
  2725. if (dp_ipa_ring_resource_setup(soc, pdev))
  2726. goto fail1;
  2727. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2728. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2729. FL("dp_ipa_uc_attach failed"));
  2730. goto fail1;
  2731. }
  2732. /* Rx specific init */
  2733. if (dp_rx_pdev_attach(pdev)) {
  2734. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2735. FL("dp_rx_pdev_attach failed"));
  2736. goto fail1;
  2737. }
  2738. DP_STATS_INIT(pdev);
  2739. /* Monitor filter init */
  2740. pdev->mon_filter_mode = MON_FILTER_ALL;
  2741. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2742. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2743. pdev->fp_data_filter = FILTER_DATA_ALL;
  2744. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2745. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2746. pdev->mo_data_filter = FILTER_DATA_ALL;
  2747. dp_local_peer_id_pool_init(pdev);
  2748. dp_dscp_tid_map_setup(pdev);
  2749. /* Rx monitor mode specific init */
  2750. if (dp_rx_pdev_mon_attach(pdev)) {
  2751. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2752. "dp_rx_pdev_mon_attach failed");
  2753. goto fail1;
  2754. }
  2755. if (dp_wdi_event_attach(pdev)) {
  2756. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2757. "dp_wdi_evet_attach failed");
  2758. goto fail1;
  2759. }
  2760. /* set the reo destination during initialization */
  2761. pdev->reo_dest = pdev->pdev_id + 1;
  2762. /*
  2763. * initialize ppdu tlv list
  2764. */
  2765. TAILQ_INIT(&pdev->ppdu_info_list);
  2766. pdev->tlv_count = 0;
  2767. pdev->list_depth = 0;
  2768. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2769. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2770. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2771. TRUE);
  2772. /* initlialize cal client timer */
  2773. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2774. &dp_iterate_update_peer_list);
  2775. return (struct cdp_pdev *)pdev;
  2776. fail1:
  2777. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2778. fail0:
  2779. return NULL;
  2780. }
  2781. /*
  2782. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2783. * @soc: data path SoC handle
  2784. * @pdev: Physical device handle
  2785. *
  2786. * Return: void
  2787. */
  2788. #ifdef QCA_HOST2FW_RXBUF_RING
  2789. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2790. struct dp_pdev *pdev)
  2791. {
  2792. int max_mac_rings =
  2793. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2794. int i;
  2795. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2796. max_mac_rings : MAX_RX_MAC_RINGS;
  2797. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2798. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2799. RXDMA_BUF, 1);
  2800. qdf_timer_free(&soc->mon_reap_timer);
  2801. }
  2802. #else
  2803. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2804. struct dp_pdev *pdev)
  2805. {
  2806. }
  2807. #endif
  2808. /*
  2809. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2810. * @pdev: device object
  2811. *
  2812. * Return: void
  2813. */
  2814. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2815. {
  2816. struct dp_neighbour_peer *peer = NULL;
  2817. struct dp_neighbour_peer *temp_peer = NULL;
  2818. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2819. neighbour_peer_list_elem, temp_peer) {
  2820. /* delete this peer from the list */
  2821. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2822. peer, neighbour_peer_list_elem);
  2823. qdf_mem_free(peer);
  2824. }
  2825. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2826. }
  2827. /**
  2828. * dp_htt_ppdu_stats_detach() - detach stats resources
  2829. * @pdev: Datapath PDEV handle
  2830. *
  2831. * Return: void
  2832. */
  2833. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2834. {
  2835. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2836. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2837. ppdu_info_list_elem, ppdu_info_next) {
  2838. if (!ppdu_info)
  2839. break;
  2840. qdf_assert_always(ppdu_info->nbuf);
  2841. qdf_nbuf_free(ppdu_info->nbuf);
  2842. qdf_mem_free(ppdu_info);
  2843. }
  2844. }
  2845. #if !defined(DISABLE_MON_CONFIG)
  2846. /**
  2847. * dp_mon_ring_deinit() - Cleanup Monitor rings
  2848. *
  2849. * @soc: soc handle
  2850. * @pdev: datapath physical dev handle
  2851. * @mac_id: mac number
  2852. *
  2853. * Return: None
  2854. */
  2855. static
  2856. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2857. int mac_id)
  2858. {
  2859. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2860. dp_srng_cleanup(soc,
  2861. &pdev->rxdma_mon_buf_ring[mac_id],
  2862. RXDMA_MONITOR_BUF, 0);
  2863. dp_srng_cleanup(soc,
  2864. &pdev->rxdma_mon_dst_ring[mac_id],
  2865. RXDMA_MONITOR_DST, 0);
  2866. dp_srng_cleanup(soc,
  2867. &pdev->rxdma_mon_status_ring[mac_id],
  2868. RXDMA_MONITOR_STATUS, 0);
  2869. dp_srng_cleanup(soc,
  2870. &pdev->rxdma_mon_desc_ring[mac_id],
  2871. RXDMA_MONITOR_DESC, 0);
  2872. dp_srng_cleanup(soc,
  2873. &pdev->rxdma_err_dst_ring[mac_id],
  2874. RXDMA_DST, 0);
  2875. } else {
  2876. dp_srng_cleanup(soc,
  2877. &pdev->rxdma_mon_status_ring[mac_id],
  2878. RXDMA_MONITOR_STATUS, 0);
  2879. dp_srng_cleanup(soc,
  2880. &pdev->rxdma_err_dst_ring[mac_id],
  2881. RXDMA_DST, 0);
  2882. }
  2883. }
  2884. #else
  2885. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2886. int mac_id)
  2887. {
  2888. }
  2889. #endif
  2890. /*
  2891. * dp_pdev_detach_wifi3() - detach txrx pdev
  2892. * @txrx_pdev: Datapath PDEV handle
  2893. * @force: Force detach
  2894. *
  2895. */
  2896. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2897. {
  2898. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2899. struct dp_soc *soc = pdev->soc;
  2900. qdf_nbuf_t curr_nbuf, next_nbuf;
  2901. int mac_id;
  2902. dp_wdi_event_detach(pdev);
  2903. dp_tx_pdev_detach(pdev);
  2904. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2905. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2906. TCL_DATA, pdev->pdev_id);
  2907. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2908. WBM2SW_RELEASE, pdev->pdev_id);
  2909. }
  2910. dp_pktlogmod_exit(pdev);
  2911. dp_rx_pdev_detach(pdev);
  2912. dp_rx_pdev_mon_detach(pdev);
  2913. dp_neighbour_peers_detach(pdev);
  2914. qdf_spinlock_destroy(&pdev->tx_mutex);
  2915. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2916. dp_ipa_uc_detach(soc, pdev);
  2917. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2918. /* Cleanup per PDEV REO rings if configured */
  2919. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2920. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2921. REO_DST, pdev->pdev_id);
  2922. }
  2923. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2924. dp_rxdma_ring_cleanup(soc, pdev);
  2925. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2926. dp_mon_ring_deinit(soc, pdev, mac_id);
  2927. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2928. RXDMA_DST, 0);
  2929. }
  2930. curr_nbuf = pdev->invalid_peer_head_msdu;
  2931. while (curr_nbuf) {
  2932. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2933. qdf_nbuf_free(curr_nbuf);
  2934. curr_nbuf = next_nbuf;
  2935. }
  2936. dp_htt_ppdu_stats_detach(pdev);
  2937. qdf_nbuf_free(pdev->sojourn_buf);
  2938. dp_cal_client_detach(&pdev->cal_client_ctx);
  2939. soc->pdev_list[pdev->pdev_id] = NULL;
  2940. soc->pdev_count--;
  2941. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2942. qdf_mem_free(pdev->invalid_peer);
  2943. qdf_mem_free(pdev->dp_txrx_handle);
  2944. qdf_mem_free(pdev);
  2945. }
  2946. /*
  2947. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2948. * @soc: DP SOC handle
  2949. */
  2950. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2951. {
  2952. struct reo_desc_list_node *desc;
  2953. struct dp_rx_tid *rx_tid;
  2954. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2955. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2956. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2957. rx_tid = &desc->rx_tid;
  2958. qdf_mem_unmap_nbytes_single(soc->osdev,
  2959. rx_tid->hw_qdesc_paddr,
  2960. QDF_DMA_BIDIRECTIONAL,
  2961. rx_tid->hw_qdesc_alloc_size);
  2962. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2963. qdf_mem_free(desc);
  2964. }
  2965. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2966. qdf_list_destroy(&soc->reo_desc_freelist);
  2967. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2968. }
  2969. /*
  2970. * dp_soc_detach_wifi3() - Detach txrx SOC
  2971. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2972. */
  2973. static void dp_soc_detach_wifi3(void *txrx_soc)
  2974. {
  2975. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2976. int i;
  2977. qdf_atomic_set(&soc->cmn_init_done, 0);
  2978. qdf_flush_work(&soc->htt_stats.work);
  2979. qdf_disable_work(&soc->htt_stats.work);
  2980. /* Free pending htt stats messages */
  2981. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2982. dp_reo_cmdlist_destroy(soc);
  2983. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2984. if (soc->pdev_list[i])
  2985. dp_pdev_detach_wifi3(
  2986. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2987. }
  2988. dp_peer_find_detach(soc);
  2989. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2990. * SW descriptors
  2991. */
  2992. /* Free the ring memories */
  2993. /* Common rings */
  2994. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2995. dp_tx_soc_detach(soc);
  2996. /* Tx data rings */
  2997. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2998. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2999. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3000. TCL_DATA, i);
  3001. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3002. WBM2SW_RELEASE, i);
  3003. }
  3004. }
  3005. /* TCL command and status rings */
  3006. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3007. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3008. /* Rx data rings */
  3009. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3010. soc->num_reo_dest_rings =
  3011. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3012. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3013. /* TODO: Get number of rings and ring sizes
  3014. * from wlan_cfg
  3015. */
  3016. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3017. REO_DST, i);
  3018. }
  3019. }
  3020. /* REO reinjection ring */
  3021. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3022. /* Rx release ring */
  3023. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3024. /* Rx exception ring */
  3025. /* TODO: Better to store ring_type and ring_num in
  3026. * dp_srng during setup
  3027. */
  3028. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3029. /* REO command and status rings */
  3030. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3031. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3032. dp_hw_link_desc_pool_cleanup(soc);
  3033. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3034. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3035. htt_soc_detach(soc->htt_handle);
  3036. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3037. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3038. dp_reo_desc_freelist_destroy(soc);
  3039. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3040. dp_soc_wds_detach(soc);
  3041. qdf_spinlock_destroy(&soc->ast_lock);
  3042. qdf_mem_free(soc);
  3043. }
  3044. #if !defined(DISABLE_MON_CONFIG)
  3045. /**
  3046. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3047. * @soc: soc handle
  3048. * @pdev: physical device handle
  3049. * @mac_id: ring number
  3050. * @mac_for_pdev: mac_id
  3051. *
  3052. * Return: non-zero for failure, zero for success
  3053. */
  3054. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3055. struct dp_pdev *pdev,
  3056. int mac_id,
  3057. int mac_for_pdev)
  3058. {
  3059. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3060. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3061. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3062. pdev->rxdma_mon_buf_ring[mac_id]
  3063. .hal_srng,
  3064. RXDMA_MONITOR_BUF);
  3065. if (status != QDF_STATUS_SUCCESS) {
  3066. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3067. return status;
  3068. }
  3069. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3070. pdev->rxdma_mon_dst_ring[mac_id]
  3071. .hal_srng,
  3072. RXDMA_MONITOR_DST);
  3073. if (status != QDF_STATUS_SUCCESS) {
  3074. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3075. return status;
  3076. }
  3077. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3078. pdev->rxdma_mon_status_ring[mac_id]
  3079. .hal_srng,
  3080. RXDMA_MONITOR_STATUS);
  3081. if (status != QDF_STATUS_SUCCESS) {
  3082. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3083. return status;
  3084. }
  3085. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3086. pdev->rxdma_mon_desc_ring[mac_id]
  3087. .hal_srng,
  3088. RXDMA_MONITOR_DESC);
  3089. if (status != QDF_STATUS_SUCCESS) {
  3090. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3091. return status;
  3092. }
  3093. } else {
  3094. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3095. pdev->rxdma_mon_status_ring[mac_id]
  3096. .hal_srng,
  3097. RXDMA_MONITOR_STATUS);
  3098. if (status != QDF_STATUS_SUCCESS) {
  3099. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3100. return status;
  3101. }
  3102. }
  3103. return status;
  3104. }
  3105. #else
  3106. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3107. struct dp_pdev *pdev,
  3108. int mac_id,
  3109. int mac_for_pdev)
  3110. {
  3111. return QDF_STATUS_SUCCESS;
  3112. }
  3113. #endif
  3114. /*
  3115. * dp_rxdma_ring_config() - configure the RX DMA rings
  3116. *
  3117. * This function is used to configure the MAC rings.
  3118. * On MCL host provides buffers in Host2FW ring
  3119. * FW refills (copies) buffers to the ring and updates
  3120. * ring_idx in register
  3121. *
  3122. * @soc: data path SoC handle
  3123. *
  3124. * Return: zero on success, non-zero on failure
  3125. */
  3126. #ifdef QCA_HOST2FW_RXBUF_RING
  3127. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3128. {
  3129. int i;
  3130. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3131. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3132. struct dp_pdev *pdev = soc->pdev_list[i];
  3133. if (pdev) {
  3134. int mac_id;
  3135. bool dbs_enable = 0;
  3136. int max_mac_rings =
  3137. wlan_cfg_get_num_mac_rings
  3138. (pdev->wlan_cfg_ctx);
  3139. htt_srng_setup(soc->htt_handle, 0,
  3140. pdev->rx_refill_buf_ring.hal_srng,
  3141. RXDMA_BUF);
  3142. if (pdev->rx_refill_buf_ring2.hal_srng)
  3143. htt_srng_setup(soc->htt_handle, 0,
  3144. pdev->rx_refill_buf_ring2.hal_srng,
  3145. RXDMA_BUF);
  3146. if (soc->cdp_soc.ol_ops->
  3147. is_hw_dbs_2x2_capable) {
  3148. dbs_enable = soc->cdp_soc.ol_ops->
  3149. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3150. }
  3151. if (dbs_enable) {
  3152. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3153. QDF_TRACE_LEVEL_ERROR,
  3154. FL("DBS enabled max_mac_rings %d"),
  3155. max_mac_rings);
  3156. } else {
  3157. max_mac_rings = 1;
  3158. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3159. QDF_TRACE_LEVEL_ERROR,
  3160. FL("DBS disabled, max_mac_rings %d"),
  3161. max_mac_rings);
  3162. }
  3163. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3164. FL("pdev_id %d max_mac_rings %d"),
  3165. pdev->pdev_id, max_mac_rings);
  3166. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3167. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3168. mac_id, pdev->pdev_id);
  3169. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3170. QDF_TRACE_LEVEL_ERROR,
  3171. FL("mac_id %d"), mac_for_pdev);
  3172. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3173. pdev->rx_mac_buf_ring[mac_id]
  3174. .hal_srng,
  3175. RXDMA_BUF);
  3176. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3177. pdev->rxdma_err_dst_ring[mac_id]
  3178. .hal_srng,
  3179. RXDMA_DST);
  3180. /* Configure monitor mode rings */
  3181. status = dp_mon_htt_srng_setup(soc, pdev,
  3182. mac_id,
  3183. mac_for_pdev);
  3184. if (status != QDF_STATUS_SUCCESS) {
  3185. dp_err("Failed to send htt monitor messages to target");
  3186. return status;
  3187. }
  3188. }
  3189. }
  3190. }
  3191. /*
  3192. * Timer to reap rxdma status rings.
  3193. * Needed until we enable ppdu end interrupts
  3194. */
  3195. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3196. dp_service_mon_rings, (void *)soc,
  3197. QDF_TIMER_TYPE_WAKE_APPS);
  3198. soc->reap_timer_init = 1;
  3199. return status;
  3200. }
  3201. #else
  3202. /* This is only for WIN */
  3203. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3204. {
  3205. int i;
  3206. int mac_id;
  3207. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3208. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3209. struct dp_pdev *pdev = soc->pdev_list[i];
  3210. if (pdev == NULL)
  3211. continue;
  3212. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3213. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3214. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3215. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3216. #ifndef DISABLE_MON_CONFIG
  3217. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3218. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3219. RXDMA_MONITOR_BUF);
  3220. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3221. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3222. RXDMA_MONITOR_DST);
  3223. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3224. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3225. RXDMA_MONITOR_STATUS);
  3226. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3227. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3228. RXDMA_MONITOR_DESC);
  3229. #endif
  3230. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3231. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3232. RXDMA_DST);
  3233. }
  3234. }
  3235. return status;
  3236. }
  3237. #endif
  3238. /*
  3239. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3240. * @cdp_soc: Opaque Datapath SOC handle
  3241. *
  3242. * Return: zero on success, non-zero on failure
  3243. */
  3244. static QDF_STATUS
  3245. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3246. {
  3247. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3248. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3249. htt_soc_attach_target(soc->htt_handle);
  3250. status = dp_rxdma_ring_config(soc);
  3251. if (status != QDF_STATUS_SUCCESS) {
  3252. dp_err("Failed to send htt srng setup messages to target");
  3253. return status;
  3254. }
  3255. DP_STATS_INIT(soc);
  3256. /* initialize work queue for stats processing */
  3257. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3258. return QDF_STATUS_SUCCESS;
  3259. }
  3260. /*
  3261. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3262. * @txrx_soc: Datapath SOC handle
  3263. */
  3264. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3265. {
  3266. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3267. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3268. }
  3269. /*
  3270. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3271. * @txrx_soc: Datapath SOC handle
  3272. * @nss_cfg: nss config
  3273. */
  3274. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3275. {
  3276. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3277. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3278. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3279. /*
  3280. * TODO: masked out based on the per offloaded radio
  3281. */
  3282. switch (config) {
  3283. case dp_nss_cfg_default:
  3284. break;
  3285. case dp_nss_cfg_dbdc:
  3286. case dp_nss_cfg_dbtc:
  3287. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3288. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3289. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3290. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3291. break;
  3292. default:
  3293. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3294. "Invalid offload config %d", config);
  3295. }
  3296. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3297. FL("nss-wifi<0> nss config is enabled"));
  3298. }
  3299. /*
  3300. * dp_vdev_attach_wifi3() - attach txrx vdev
  3301. * @txrx_pdev: Datapath PDEV handle
  3302. * @vdev_mac_addr: MAC address of the virtual interface
  3303. * @vdev_id: VDEV Id
  3304. * @wlan_op_mode: VDEV operating mode
  3305. *
  3306. * Return: DP VDEV handle on success, NULL on failure
  3307. */
  3308. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3309. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3310. {
  3311. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3312. struct dp_soc *soc = pdev->soc;
  3313. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3314. if (!vdev) {
  3315. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3316. FL("DP VDEV memory allocation failed"));
  3317. goto fail0;
  3318. }
  3319. vdev->pdev = pdev;
  3320. vdev->vdev_id = vdev_id;
  3321. vdev->opmode = op_mode;
  3322. vdev->osdev = soc->osdev;
  3323. vdev->osif_rx = NULL;
  3324. vdev->osif_rsim_rx_decap = NULL;
  3325. vdev->osif_get_key = NULL;
  3326. vdev->osif_rx_mon = NULL;
  3327. vdev->osif_tx_free_ext = NULL;
  3328. vdev->osif_vdev = NULL;
  3329. vdev->delete.pending = 0;
  3330. vdev->safemode = 0;
  3331. vdev->drop_unenc = 1;
  3332. vdev->sec_type = cdp_sec_type_none;
  3333. #ifdef notyet
  3334. vdev->filters_num = 0;
  3335. #endif
  3336. qdf_mem_copy(
  3337. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3338. /* TODO: Initialize default HTT meta data that will be used in
  3339. * TCL descriptors for packets transmitted from this VDEV
  3340. */
  3341. TAILQ_INIT(&vdev->peer_list);
  3342. if (wlan_op_mode_monitor == vdev->opmode) {
  3343. pdev->monitor_vdev = vdev;
  3344. return (struct cdp_vdev *)vdev;
  3345. }
  3346. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3347. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3348. vdev->dscp_tid_map_id = 0;
  3349. vdev->mcast_enhancement_en = 0;
  3350. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3351. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3352. /* add this vdev into the pdev's list */
  3353. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3354. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3355. pdev->vdev_count++;
  3356. dp_tx_vdev_attach(vdev);
  3357. if ((soc->intr_mode == DP_INTR_POLL) &&
  3358. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3359. if (pdev->vdev_count == 1)
  3360. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3361. }
  3362. if (pdev->vdev_count == 1)
  3363. dp_lro_hash_setup(soc, pdev);
  3364. /* LRO */
  3365. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3366. wlan_op_mode_sta == vdev->opmode)
  3367. vdev->lro_enable = true;
  3368. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3369. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3371. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3372. DP_STATS_INIT(vdev);
  3373. if (wlan_op_mode_sta == vdev->opmode)
  3374. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3375. vdev->mac_addr.raw,
  3376. NULL);
  3377. return (struct cdp_vdev *)vdev;
  3378. fail0:
  3379. return NULL;
  3380. }
  3381. /**
  3382. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3383. * @vdev: Datapath VDEV handle
  3384. * @osif_vdev: OSIF vdev handle
  3385. * @ctrl_vdev: UMAC vdev handle
  3386. * @txrx_ops: Tx and Rx operations
  3387. *
  3388. * Return: DP VDEV handle on success, NULL on failure
  3389. */
  3390. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3391. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3392. struct ol_txrx_ops *txrx_ops)
  3393. {
  3394. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3395. vdev->osif_vdev = osif_vdev;
  3396. vdev->ctrl_vdev = ctrl_vdev;
  3397. vdev->osif_rx = txrx_ops->rx.rx;
  3398. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3399. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3400. vdev->osif_get_key = txrx_ops->get_key;
  3401. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3402. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3403. #ifdef notyet
  3404. #if ATH_SUPPORT_WAPI
  3405. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3406. #endif
  3407. #endif
  3408. #ifdef UMAC_SUPPORT_PROXY_ARP
  3409. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3410. #endif
  3411. vdev->me_convert = txrx_ops->me_convert;
  3412. /* TODO: Enable the following once Tx code is integrated */
  3413. if (vdev->mesh_vdev)
  3414. txrx_ops->tx.tx = dp_tx_send_mesh;
  3415. else
  3416. txrx_ops->tx.tx = dp_tx_send;
  3417. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3418. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3419. "DP Vdev Register success");
  3420. }
  3421. /**
  3422. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3423. * @vdev: Datapath VDEV handle
  3424. *
  3425. * Return: void
  3426. */
  3427. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3428. {
  3429. struct dp_pdev *pdev = vdev->pdev;
  3430. struct dp_soc *soc = pdev->soc;
  3431. struct dp_peer *peer;
  3432. uint16_t *peer_ids;
  3433. uint8_t i = 0, j = 0;
  3434. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3435. if (!peer_ids) {
  3436. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3437. "DP alloc failure - unable to flush peers");
  3438. return;
  3439. }
  3440. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3441. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3442. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3443. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3444. if (j < soc->max_peers)
  3445. peer_ids[j++] = peer->peer_ids[i];
  3446. }
  3447. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3448. for (i = 0; i < j ; i++)
  3449. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3450. NULL, 0);
  3451. qdf_mem_free(peer_ids);
  3452. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3453. FL("Flushed peers for vdev object %pK "), vdev);
  3454. }
  3455. /*
  3456. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3457. * @txrx_vdev: Datapath VDEV handle
  3458. * @callback: Callback OL_IF on completion of detach
  3459. * @cb_context: Callback context
  3460. *
  3461. */
  3462. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3463. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3464. {
  3465. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3466. struct dp_pdev *pdev = vdev->pdev;
  3467. struct dp_soc *soc = pdev->soc;
  3468. struct dp_neighbour_peer *peer = NULL;
  3469. /* preconditions */
  3470. qdf_assert(vdev);
  3471. if (wlan_op_mode_monitor == vdev->opmode)
  3472. goto free_vdev;
  3473. if (wlan_op_mode_sta == vdev->opmode)
  3474. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3475. /*
  3476. * If Target is hung, flush all peers before detaching vdev
  3477. * this will free all references held due to missing
  3478. * unmap commands from Target
  3479. */
  3480. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3481. dp_vdev_flush_peers(vdev);
  3482. /*
  3483. * Use peer_ref_mutex while accessing peer_list, in case
  3484. * a peer is in the process of being removed from the list.
  3485. */
  3486. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3487. /* check that the vdev has no peers allocated */
  3488. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3489. /* debug print - will be removed later */
  3490. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3491. FL("not deleting vdev object %pK (%pM)"
  3492. "until deletion finishes for all its peers"),
  3493. vdev, vdev->mac_addr.raw);
  3494. /* indicate that the vdev needs to be deleted */
  3495. vdev->delete.pending = 1;
  3496. vdev->delete.callback = callback;
  3497. vdev->delete.context = cb_context;
  3498. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3499. return;
  3500. }
  3501. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3502. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3503. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3504. neighbour_peer_list_elem) {
  3505. QDF_ASSERT(peer->vdev != vdev);
  3506. }
  3507. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3508. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3509. dp_tx_vdev_detach(vdev);
  3510. /* remove the vdev from its parent pdev's list */
  3511. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3512. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3513. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3514. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3515. free_vdev:
  3516. qdf_mem_free(vdev);
  3517. if (callback)
  3518. callback(cb_context);
  3519. }
  3520. /*
  3521. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3522. * @soc - datapath soc handle
  3523. * @peer - datapath peer handle
  3524. *
  3525. * Delete the AST entries belonging to a peer
  3526. */
  3527. #ifdef FEATURE_AST
  3528. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3529. struct dp_peer *peer)
  3530. {
  3531. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3532. qdf_spin_lock_bh(&soc->ast_lock);
  3533. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3534. dp_peer_del_ast(soc, ast_entry);
  3535. peer->self_ast_entry = NULL;
  3536. TAILQ_INIT(&peer->ast_entry_list);
  3537. qdf_spin_unlock_bh(&soc->ast_lock);
  3538. }
  3539. #else
  3540. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3541. struct dp_peer *peer)
  3542. {
  3543. }
  3544. #endif
  3545. #if ATH_SUPPORT_WRAP
  3546. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3547. uint8_t *peer_mac_addr)
  3548. {
  3549. struct dp_peer *peer;
  3550. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3551. 0, vdev->vdev_id);
  3552. if (!peer)
  3553. return NULL;
  3554. if (peer->bss_peer)
  3555. return peer;
  3556. dp_peer_unref_delete(peer);
  3557. return NULL;
  3558. }
  3559. #else
  3560. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3561. uint8_t *peer_mac_addr)
  3562. {
  3563. struct dp_peer *peer;
  3564. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3565. 0, vdev->vdev_id);
  3566. if (!peer)
  3567. return NULL;
  3568. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3569. return peer;
  3570. dp_peer_unref_delete(peer);
  3571. return NULL;
  3572. }
  3573. #endif
  3574. #if defined(FEATURE_AST)
  3575. #if !defined(AST_HKV1_WORKAROUND)
  3576. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3577. uint8_t *peer_mac_addr)
  3578. {
  3579. struct dp_ast_entry *ast_entry;
  3580. qdf_spin_lock_bh(&soc->ast_lock);
  3581. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3582. if (ast_entry && ast_entry->next_hop)
  3583. dp_peer_del_ast(soc, ast_entry);
  3584. qdf_spin_unlock_bh(&soc->ast_lock);
  3585. }
  3586. #else
  3587. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3588. uint8_t *peer_mac_addr)
  3589. {
  3590. struct dp_ast_entry *ast_entry;
  3591. if (soc->ast_override_support) {
  3592. qdf_spin_lock_bh(&soc->ast_lock);
  3593. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3594. if (ast_entry && ast_entry->next_hop)
  3595. dp_peer_del_ast(soc, ast_entry);
  3596. qdf_spin_unlock_bh(&soc->ast_lock);
  3597. }
  3598. }
  3599. #endif
  3600. #else
  3601. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3602. uint8_t *peer_mac_addr)
  3603. {
  3604. }
  3605. #endif
  3606. /*
  3607. * dp_peer_create_wifi3() - attach txrx peer
  3608. * @txrx_vdev: Datapath VDEV handle
  3609. * @peer_mac_addr: Peer MAC address
  3610. *
  3611. * Return: DP peeer handle on success, NULL on failure
  3612. */
  3613. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3614. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3615. {
  3616. struct dp_peer *peer;
  3617. int i;
  3618. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3619. struct dp_pdev *pdev;
  3620. struct dp_soc *soc;
  3621. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3622. /* preconditions */
  3623. qdf_assert(vdev);
  3624. qdf_assert(peer_mac_addr);
  3625. pdev = vdev->pdev;
  3626. soc = pdev->soc;
  3627. /*
  3628. * If a peer entry with given MAC address already exists,
  3629. * reuse the peer and reset the state of peer.
  3630. */
  3631. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3632. if (peer) {
  3633. qdf_atomic_init(&peer->is_default_route_set);
  3634. dp_peer_cleanup(vdev, peer);
  3635. peer->delete_in_progress = false;
  3636. dp_peer_delete_ast_entries(soc, peer);
  3637. if ((vdev->opmode == wlan_op_mode_sta) &&
  3638. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3639. DP_MAC_ADDR_LEN)) {
  3640. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3641. }
  3642. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3643. /*
  3644. * Control path maintains a node count which is incremented
  3645. * for every new peer create command. Since new peer is not being
  3646. * created and earlier reference is reused here,
  3647. * peer_unref_delete event is sent to control path to
  3648. * increment the count back.
  3649. */
  3650. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3651. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3652. vdev->vdev_id, peer->mac_addr.raw);
  3653. }
  3654. peer->ctrl_peer = ctrl_peer;
  3655. dp_local_peer_id_alloc(pdev, peer);
  3656. DP_STATS_INIT(peer);
  3657. return (void *)peer;
  3658. } else {
  3659. /*
  3660. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3661. * need to remove the AST entry which was earlier added as a WDS
  3662. * entry.
  3663. * If an AST entry exists, but no peer entry exists with a given
  3664. * MAC addresses, we could deduce it as a WDS entry
  3665. */
  3666. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3667. }
  3668. #ifdef notyet
  3669. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3670. soc->mempool_ol_ath_peer);
  3671. #else
  3672. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3673. #endif
  3674. if (!peer)
  3675. return NULL; /* failure */
  3676. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3677. TAILQ_INIT(&peer->ast_entry_list);
  3678. /* store provided params */
  3679. peer->vdev = vdev;
  3680. peer->ctrl_peer = ctrl_peer;
  3681. if ((vdev->opmode == wlan_op_mode_sta) &&
  3682. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3683. DP_MAC_ADDR_LEN)) {
  3684. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3685. }
  3686. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3687. qdf_spinlock_create(&peer->peer_info_lock);
  3688. qdf_mem_copy(
  3689. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3690. /* TODO: See of rx_opt_proc is really required */
  3691. peer->rx_opt_proc = soc->rx_opt_proc;
  3692. /* initialize the peer_id */
  3693. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3694. peer->peer_ids[i] = HTT_INVALID_PEER;
  3695. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3696. qdf_atomic_init(&peer->ref_cnt);
  3697. /* keep one reference for attach */
  3698. qdf_atomic_inc(&peer->ref_cnt);
  3699. /* add this peer into the vdev's list */
  3700. if (wlan_op_mode_sta == vdev->opmode)
  3701. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3702. else
  3703. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3704. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3705. /* TODO: See if hash based search is required */
  3706. dp_peer_find_hash_add(soc, peer);
  3707. /* Initialize the peer state */
  3708. peer->state = OL_TXRX_PEER_STATE_DISC;
  3709. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3710. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3711. vdev, peer, peer->mac_addr.raw,
  3712. qdf_atomic_read(&peer->ref_cnt));
  3713. /*
  3714. * For every peer MAp message search and set if bss_peer
  3715. */
  3716. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3718. "vdev bss_peer!!!!");
  3719. peer->bss_peer = 1;
  3720. vdev->vap_bss_peer = peer;
  3721. }
  3722. for (i = 0; i < DP_MAX_TIDS; i++)
  3723. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3724. dp_local_peer_id_alloc(pdev, peer);
  3725. DP_STATS_INIT(peer);
  3726. return (void *)peer;
  3727. }
  3728. /*
  3729. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  3730. * @vdev: Datapath VDEV handle
  3731. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3732. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3733. *
  3734. * Return: None
  3735. */
  3736. static
  3737. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  3738. enum cdp_host_reo_dest_ring *reo_dest,
  3739. bool *hash_based)
  3740. {
  3741. struct dp_soc *soc;
  3742. struct dp_pdev *pdev;
  3743. pdev = vdev->pdev;
  3744. soc = pdev->soc;
  3745. /*
  3746. * hash based steering is disabled for Radios which are offloaded
  3747. * to NSS
  3748. */
  3749. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3750. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3751. /*
  3752. * Below line of code will ensure the proper reo_dest ring is chosen
  3753. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3754. */
  3755. *reo_dest = pdev->reo_dest;
  3756. }
  3757. #ifdef IPA_OFFLOAD
  3758. /*
  3759. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3760. * @vdev: Datapath VDEV handle
  3761. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3762. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3763. *
  3764. * If IPA is enabled in ini, for SAP mode, disable hash based
  3765. * steering, use default reo_dst ring for RX. Use config values for other modes.
  3766. * Return: None
  3767. */
  3768. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3769. enum cdp_host_reo_dest_ring *reo_dest,
  3770. bool *hash_based)
  3771. {
  3772. struct dp_soc *soc;
  3773. struct dp_pdev *pdev;
  3774. pdev = vdev->pdev;
  3775. soc = pdev->soc;
  3776. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3777. /*
  3778. * If IPA is enabled, disable hash-based flow steering and set
  3779. * reo_dest_ring_4 as the REO ring to receive packets on.
  3780. * IPA is configured to reap reo_dest_ring_4.
  3781. *
  3782. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  3783. * value enum value is from 1 - 4.
  3784. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  3785. */
  3786. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  3787. if (vdev->opmode == wlan_op_mode_ap) {
  3788. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  3789. *hash_based = 0;
  3790. }
  3791. }
  3792. }
  3793. #else
  3794. /*
  3795. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3796. * @vdev: Datapath VDEV handle
  3797. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3798. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3799. *
  3800. * Use system config values for hash based steering.
  3801. * Return: None
  3802. */
  3803. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3804. enum cdp_host_reo_dest_ring *reo_dest,
  3805. bool *hash_based)
  3806. {
  3807. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3808. }
  3809. #endif /* IPA_OFFLOAD */
  3810. /*
  3811. * dp_peer_setup_wifi3() - initialize the peer
  3812. * @vdev_hdl: virtual device object
  3813. * @peer: Peer object
  3814. *
  3815. * Return: void
  3816. */
  3817. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3818. {
  3819. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3820. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3821. struct dp_pdev *pdev;
  3822. struct dp_soc *soc;
  3823. bool hash_based = 0;
  3824. enum cdp_host_reo_dest_ring reo_dest;
  3825. /* preconditions */
  3826. qdf_assert(vdev);
  3827. qdf_assert(peer);
  3828. pdev = vdev->pdev;
  3829. soc = pdev->soc;
  3830. peer->last_assoc_rcvd = 0;
  3831. peer->last_disassoc_rcvd = 0;
  3832. peer->last_deauth_rcvd = 0;
  3833. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  3834. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  3835. pdev->pdev_id, vdev->vdev_id,
  3836. vdev->opmode, hash_based, reo_dest);
  3837. /*
  3838. * There are corner cases where the AD1 = AD2 = "VAPs address"
  3839. * i.e both the devices have same MAC address. In these
  3840. * cases we want such pkts to be processed in NULL Q handler
  3841. * which is REO2TCL ring. for this reason we should
  3842. * not setup reo_queues and default route for bss_peer.
  3843. */
  3844. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  3845. return;
  3846. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3847. /* TODO: Check the destination ring number to be passed to FW */
  3848. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3849. pdev->ctrl_pdev, peer->mac_addr.raw,
  3850. peer->vdev->vdev_id, hash_based, reo_dest);
  3851. }
  3852. qdf_atomic_set(&peer->is_default_route_set, 1);
  3853. dp_peer_rx_init(pdev, peer);
  3854. return;
  3855. }
  3856. /*
  3857. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3858. * @vdev_handle: virtual device object
  3859. * @htt_pkt_type: type of pkt
  3860. *
  3861. * Return: void
  3862. */
  3863. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3864. enum htt_cmn_pkt_type val)
  3865. {
  3866. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3867. vdev->tx_encap_type = val;
  3868. }
  3869. /*
  3870. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3871. * @vdev_handle: virtual device object
  3872. * @htt_pkt_type: type of pkt
  3873. *
  3874. * Return: void
  3875. */
  3876. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3877. enum htt_cmn_pkt_type val)
  3878. {
  3879. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3880. vdev->rx_decap_type = val;
  3881. }
  3882. /*
  3883. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3884. * @txrx_soc: cdp soc handle
  3885. * @ac: Access category
  3886. * @value: timeout value in millisec
  3887. *
  3888. * Return: void
  3889. */
  3890. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3891. uint8_t ac, uint32_t value)
  3892. {
  3893. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3894. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3895. }
  3896. /*
  3897. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3898. * @txrx_soc: cdp soc handle
  3899. * @ac: access category
  3900. * @value: timeout value in millisec
  3901. *
  3902. * Return: void
  3903. */
  3904. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3905. uint8_t ac, uint32_t *value)
  3906. {
  3907. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3908. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3909. }
  3910. /*
  3911. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3912. * @pdev_handle: physical device object
  3913. * @val: reo destination ring index (1 - 4)
  3914. *
  3915. * Return: void
  3916. */
  3917. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3918. enum cdp_host_reo_dest_ring val)
  3919. {
  3920. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3921. if (pdev)
  3922. pdev->reo_dest = val;
  3923. }
  3924. /*
  3925. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3926. * @pdev_handle: physical device object
  3927. *
  3928. * Return: reo destination ring index
  3929. */
  3930. static enum cdp_host_reo_dest_ring
  3931. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3932. {
  3933. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3934. if (pdev)
  3935. return pdev->reo_dest;
  3936. else
  3937. return cdp_host_reo_dest_ring_unknown;
  3938. }
  3939. /*
  3940. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3941. * @pdev_handle: device object
  3942. * @val: value to be set
  3943. *
  3944. * Return: void
  3945. */
  3946. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3947. uint32_t val)
  3948. {
  3949. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3950. /* Enable/Disable smart mesh filtering. This flag will be checked
  3951. * during rx processing to check if packets are from NAC clients.
  3952. */
  3953. pdev->filter_neighbour_peers = val;
  3954. return 0;
  3955. }
  3956. /*
  3957. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3958. * address for smart mesh filtering
  3959. * @vdev_handle: virtual device object
  3960. * @cmd: Add/Del command
  3961. * @macaddr: nac client mac address
  3962. *
  3963. * Return: void
  3964. */
  3965. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3966. uint32_t cmd, uint8_t *macaddr)
  3967. {
  3968. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3969. struct dp_pdev *pdev = vdev->pdev;
  3970. struct dp_neighbour_peer *peer = NULL;
  3971. if (!macaddr)
  3972. goto fail0;
  3973. /* Store address of NAC (neighbour peer) which will be checked
  3974. * against TA of received packets.
  3975. */
  3976. if (cmd == DP_NAC_PARAM_ADD) {
  3977. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3978. sizeof(*peer));
  3979. if (!peer) {
  3980. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3981. FL("DP neighbour peer node memory allocation failed"));
  3982. goto fail0;
  3983. }
  3984. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3985. macaddr, DP_MAC_ADDR_LEN);
  3986. peer->vdev = vdev;
  3987. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3988. /* add this neighbour peer into the list */
  3989. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3990. neighbour_peer_list_elem);
  3991. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3992. /* first neighbour */
  3993. if (!pdev->neighbour_peers_added) {
  3994. pdev->neighbour_peers_added = true;
  3995. dp_ppdu_ring_cfg(pdev);
  3996. }
  3997. return 1;
  3998. } else if (cmd == DP_NAC_PARAM_DEL) {
  3999. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4000. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4001. neighbour_peer_list_elem) {
  4002. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4003. macaddr, DP_MAC_ADDR_LEN)) {
  4004. /* delete this peer from the list */
  4005. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4006. peer, neighbour_peer_list_elem);
  4007. qdf_mem_free(peer);
  4008. break;
  4009. }
  4010. }
  4011. /* last neighbour deleted */
  4012. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  4013. pdev->neighbour_peers_added = false;
  4014. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4015. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4016. !pdev->enhanced_stats_en)
  4017. dp_ppdu_ring_reset(pdev);
  4018. return 1;
  4019. }
  4020. fail0:
  4021. return 0;
  4022. }
  4023. /*
  4024. * dp_get_sec_type() - Get the security type
  4025. * @peer: Datapath peer handle
  4026. * @sec_idx: Security id (mcast, ucast)
  4027. *
  4028. * return sec_type: Security type
  4029. */
  4030. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4031. {
  4032. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4033. return dpeer->security[sec_idx].sec_type;
  4034. }
  4035. /*
  4036. * dp_peer_authorize() - authorize txrx peer
  4037. * @peer_handle: Datapath peer handle
  4038. * @authorize
  4039. *
  4040. */
  4041. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4042. {
  4043. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4044. struct dp_soc *soc;
  4045. if (peer != NULL) {
  4046. soc = peer->vdev->pdev->soc;
  4047. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4048. peer->authorize = authorize ? 1 : 0;
  4049. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4050. }
  4051. }
  4052. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4053. struct dp_pdev *pdev,
  4054. struct dp_peer *peer,
  4055. uint32_t vdev_id)
  4056. {
  4057. struct dp_vdev *vdev = NULL;
  4058. struct dp_peer *bss_peer = NULL;
  4059. uint8_t *m_addr = NULL;
  4060. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4061. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4062. if (vdev->vdev_id == vdev_id)
  4063. break;
  4064. }
  4065. if (!vdev) {
  4066. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4067. "vdev is NULL");
  4068. } else {
  4069. if (vdev->vap_bss_peer == peer)
  4070. vdev->vap_bss_peer = NULL;
  4071. m_addr = peer->mac_addr.raw;
  4072. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4073. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4074. vdev_id, m_addr);
  4075. if (vdev && vdev->vap_bss_peer) {
  4076. bss_peer = vdev->vap_bss_peer;
  4077. DP_UPDATE_STATS(vdev, peer);
  4078. }
  4079. }
  4080. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4081. qdf_mem_free(peer);
  4082. }
  4083. /**
  4084. * dp_delete_pending_vdev() - check and process vdev delete
  4085. * @pdev: DP specific pdev pointer
  4086. * @vdev: DP specific vdev pointer
  4087. * @vdev_id: vdev id corresponding to vdev
  4088. *
  4089. * This API does following:
  4090. * 1) It releases tx flow pools buffers as vdev is
  4091. * going down and no peers are associated.
  4092. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4093. */
  4094. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4095. uint8_t vdev_id)
  4096. {
  4097. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4098. void *vdev_delete_context = NULL;
  4099. vdev_delete_cb = vdev->delete.callback;
  4100. vdev_delete_context = vdev->delete.context;
  4101. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4102. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4103. vdev, vdev->mac_addr.raw);
  4104. /* all peers are gone, go ahead and delete it */
  4105. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4106. FLOW_TYPE_VDEV, vdev_id);
  4107. dp_tx_vdev_detach(vdev);
  4108. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4109. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4110. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4111. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4112. FL("deleting vdev object %pK (%pM)"),
  4113. vdev, vdev->mac_addr.raw);
  4114. qdf_mem_free(vdev);
  4115. vdev = NULL;
  4116. if (vdev_delete_cb)
  4117. vdev_delete_cb(vdev_delete_context);
  4118. }
  4119. /*
  4120. * dp_peer_unref_delete() - unref and delete peer
  4121. * @peer_handle: Datapath peer handle
  4122. *
  4123. */
  4124. void dp_peer_unref_delete(void *peer_handle)
  4125. {
  4126. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4127. struct dp_vdev *vdev = peer->vdev;
  4128. struct dp_pdev *pdev = vdev->pdev;
  4129. struct dp_soc *soc = pdev->soc;
  4130. struct dp_peer *tmppeer;
  4131. int found = 0;
  4132. uint16_t peer_id;
  4133. uint16_t vdev_id;
  4134. bool delete_vdev;
  4135. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4136. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4137. peer, qdf_atomic_read(&peer->ref_cnt));
  4138. /*
  4139. * Hold the lock all the way from checking if the peer ref count
  4140. * is zero until the peer references are removed from the hash
  4141. * table and vdev list (if the peer ref count is zero).
  4142. * This protects against a new HL tx operation starting to use the
  4143. * peer object just after this function concludes it's done being used.
  4144. * Furthermore, the lock needs to be held while checking whether the
  4145. * vdev's list of peers is empty, to make sure that list is not modified
  4146. * concurrently with the empty check.
  4147. */
  4148. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4149. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4150. peer_id = peer->peer_ids[0];
  4151. vdev_id = vdev->vdev_id;
  4152. /*
  4153. * Make sure that the reference to the peer in
  4154. * peer object map is removed
  4155. */
  4156. if (peer_id != HTT_INVALID_PEER)
  4157. soc->peer_id_to_obj_map[peer_id] = NULL;
  4158. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4159. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4160. /* remove the reference to the peer from the hash table */
  4161. dp_peer_find_hash_remove(soc, peer);
  4162. qdf_spin_lock_bh(&soc->ast_lock);
  4163. if (peer->self_ast_entry) {
  4164. dp_peer_del_ast(soc, peer->self_ast_entry);
  4165. peer->self_ast_entry = NULL;
  4166. }
  4167. qdf_spin_unlock_bh(&soc->ast_lock);
  4168. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4169. if (tmppeer == peer) {
  4170. found = 1;
  4171. break;
  4172. }
  4173. }
  4174. if (found) {
  4175. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4176. peer_list_elem);
  4177. } else {
  4178. /*Ignoring the remove operation as peer not found*/
  4179. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4180. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4181. peer, vdev, &peer->vdev->peer_list);
  4182. }
  4183. /* cleanup the peer data */
  4184. dp_peer_cleanup(vdev, peer);
  4185. /* check whether the parent vdev has no peers left */
  4186. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4187. /*
  4188. * capture vdev delete pending flag's status
  4189. * while holding peer_ref_mutex lock
  4190. */
  4191. delete_vdev = vdev->delete.pending;
  4192. /*
  4193. * Now that there are no references to the peer, we can
  4194. * release the peer reference lock.
  4195. */
  4196. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4197. /*
  4198. * Check if the parent vdev was waiting for its peers
  4199. * to be deleted, in order for it to be deleted too.
  4200. */
  4201. if (delete_vdev)
  4202. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4203. } else {
  4204. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4205. }
  4206. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4207. } else {
  4208. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4209. }
  4210. }
  4211. /*
  4212. * dp_peer_detach_wifi3() – Detach txrx peer
  4213. * @peer_handle: Datapath peer handle
  4214. * @bitmap: bitmap indicating special handling of request.
  4215. *
  4216. */
  4217. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4218. {
  4219. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4220. /* redirect the peer's rx delivery function to point to a
  4221. * discard func
  4222. */
  4223. peer->rx_opt_proc = dp_rx_discard;
  4224. peer->ctrl_peer = NULL;
  4225. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4226. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4227. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4228. qdf_spinlock_destroy(&peer->peer_info_lock);
  4229. /*
  4230. * Remove the reference added during peer_attach.
  4231. * The peer will still be left allocated until the
  4232. * PEER_UNMAP message arrives to remove the other
  4233. * reference, added by the PEER_MAP message.
  4234. */
  4235. dp_peer_unref_delete(peer_handle);
  4236. }
  4237. /*
  4238. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4239. * @peer_handle: Datapath peer handle
  4240. *
  4241. */
  4242. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4243. {
  4244. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4245. return vdev->mac_addr.raw;
  4246. }
  4247. /*
  4248. * dp_vdev_set_wds() - Enable per packet stats
  4249. * @vdev_handle: DP VDEV handle
  4250. * @val: value
  4251. *
  4252. * Return: none
  4253. */
  4254. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4255. {
  4256. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4257. vdev->wds_enabled = val;
  4258. return 0;
  4259. }
  4260. /*
  4261. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4262. * @peer_handle: Datapath peer handle
  4263. *
  4264. */
  4265. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4266. uint8_t vdev_id)
  4267. {
  4268. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4269. struct dp_vdev *vdev = NULL;
  4270. if (qdf_unlikely(!pdev))
  4271. return NULL;
  4272. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4273. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4274. if (vdev->vdev_id == vdev_id)
  4275. break;
  4276. }
  4277. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4278. return (struct cdp_vdev *)vdev;
  4279. }
  4280. /*
  4281. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4282. * @dev: PDEV handle
  4283. *
  4284. * Return: VDEV handle of monitor mode
  4285. */
  4286. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4287. {
  4288. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4289. if (qdf_unlikely(!pdev))
  4290. return NULL;
  4291. return (struct cdp_vdev *)pdev->monitor_vdev;
  4292. }
  4293. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4294. {
  4295. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4296. return vdev->opmode;
  4297. }
  4298. static
  4299. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4300. ol_txrx_rx_fp *stack_fn_p,
  4301. ol_osif_vdev_handle *osif_vdev_p)
  4302. {
  4303. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4304. qdf_assert(vdev);
  4305. *stack_fn_p = vdev->osif_rx_stack;
  4306. *osif_vdev_p = vdev->osif_vdev;
  4307. }
  4308. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4309. {
  4310. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4311. struct dp_pdev *pdev = vdev->pdev;
  4312. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4313. }
  4314. /**
  4315. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4316. * ring based on target
  4317. * @soc: soc handle
  4318. * @mac_for_pdev: pdev_id
  4319. * @pdev: physical device handle
  4320. * @ring_num: mac id
  4321. * @htt_tlv_filter: tlv filter
  4322. *
  4323. * Return: zero on success, non-zero on failure
  4324. */
  4325. static inline
  4326. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4327. struct dp_pdev *pdev, uint8_t ring_num,
  4328. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4329. {
  4330. QDF_STATUS status;
  4331. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4332. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4333. pdev->rxdma_mon_buf_ring[ring_num]
  4334. .hal_srng,
  4335. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4336. &htt_tlv_filter);
  4337. else
  4338. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4339. pdev->rx_mac_buf_ring[ring_num]
  4340. .hal_srng,
  4341. RXDMA_BUF, RX_BUFFER_SIZE,
  4342. &htt_tlv_filter);
  4343. return status;
  4344. }
  4345. /**
  4346. * dp_reset_monitor_mode() - Disable monitor mode
  4347. * @pdev_handle: Datapath PDEV handle
  4348. *
  4349. * Return: 0 on success, not 0 on failure
  4350. */
  4351. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4352. {
  4353. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4354. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4355. struct dp_soc *soc = pdev->soc;
  4356. uint8_t pdev_id;
  4357. int mac_id;
  4358. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4359. pdev_id = pdev->pdev_id;
  4360. soc = pdev->soc;
  4361. qdf_spin_lock_bh(&pdev->mon_lock);
  4362. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4363. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4364. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4365. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4366. pdev, mac_id,
  4367. htt_tlv_filter);
  4368. if (status != QDF_STATUS_SUCCESS) {
  4369. dp_err("Failed to send tlv filter for monitor mode rings");
  4370. return status;
  4371. }
  4372. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4373. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4374. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4375. &htt_tlv_filter);
  4376. }
  4377. pdev->monitor_vdev = NULL;
  4378. qdf_spin_unlock_bh(&pdev->mon_lock);
  4379. return QDF_STATUS_SUCCESS;
  4380. }
  4381. /**
  4382. * dp_set_nac() - set peer_nac
  4383. * @peer_handle: Datapath PEER handle
  4384. *
  4385. * Return: void
  4386. */
  4387. static void dp_set_nac(struct cdp_peer *peer_handle)
  4388. {
  4389. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4390. peer->nac = 1;
  4391. }
  4392. /**
  4393. * dp_get_tx_pending() - read pending tx
  4394. * @pdev_handle: Datapath PDEV handle
  4395. *
  4396. * Return: outstanding tx
  4397. */
  4398. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4399. {
  4400. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4401. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4402. }
  4403. /**
  4404. * dp_get_peer_mac_from_peer_id() - get peer mac
  4405. * @pdev_handle: Datapath PDEV handle
  4406. * @peer_id: Peer ID
  4407. * @peer_mac: MAC addr of PEER
  4408. *
  4409. * Return: void
  4410. */
  4411. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4412. uint32_t peer_id, uint8_t *peer_mac)
  4413. {
  4414. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4415. struct dp_peer *peer;
  4416. if (pdev && peer_mac) {
  4417. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4418. if (peer) {
  4419. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4420. DP_MAC_ADDR_LEN);
  4421. dp_peer_unref_del_find_by_id(peer);
  4422. }
  4423. }
  4424. }
  4425. /**
  4426. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4427. * @vdev_handle: Datapath VDEV handle
  4428. * @smart_monitor: Flag to denote if its smart monitor mode
  4429. *
  4430. * Return: 0 on success, not 0 on failure
  4431. */
  4432. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4433. uint8_t smart_monitor)
  4434. {
  4435. /* Many monitor VAPs can exists in a system but only one can be up at
  4436. * anytime
  4437. */
  4438. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4439. struct dp_pdev *pdev;
  4440. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4441. struct dp_soc *soc;
  4442. uint8_t pdev_id;
  4443. int mac_id;
  4444. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4445. qdf_assert(vdev);
  4446. pdev = vdev->pdev;
  4447. pdev_id = pdev->pdev_id;
  4448. soc = pdev->soc;
  4449. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4450. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4451. pdev, pdev_id, soc, vdev);
  4452. /*Check if current pdev's monitor_vdev exists */
  4453. if (pdev->monitor_vdev) {
  4454. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4455. "vdev=%pK", vdev);
  4456. qdf_assert(vdev);
  4457. }
  4458. pdev->monitor_vdev = vdev;
  4459. /* If smart monitor mode, do not configure monitor ring */
  4460. if (smart_monitor)
  4461. return QDF_STATUS_SUCCESS;
  4462. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4463. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4464. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4465. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4466. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4467. pdev->mo_data_filter);
  4468. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4469. htt_tlv_filter.mpdu_start = 1;
  4470. htt_tlv_filter.msdu_start = 1;
  4471. htt_tlv_filter.packet = 1;
  4472. htt_tlv_filter.msdu_end = 1;
  4473. htt_tlv_filter.mpdu_end = 1;
  4474. htt_tlv_filter.packet_header = 1;
  4475. htt_tlv_filter.attention = 1;
  4476. htt_tlv_filter.ppdu_start = 0;
  4477. htt_tlv_filter.ppdu_end = 0;
  4478. htt_tlv_filter.ppdu_end_user_stats = 0;
  4479. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4480. htt_tlv_filter.ppdu_end_status_done = 0;
  4481. htt_tlv_filter.header_per_msdu = 1;
  4482. htt_tlv_filter.enable_fp =
  4483. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4484. htt_tlv_filter.enable_md = 0;
  4485. htt_tlv_filter.enable_mo =
  4486. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4487. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4488. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4489. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4490. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4491. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4492. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4493. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4494. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4495. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4496. pdev, mac_id,
  4497. htt_tlv_filter);
  4498. if (status != QDF_STATUS_SUCCESS) {
  4499. dp_err("Failed to send tlv filter for monitor mode rings");
  4500. return status;
  4501. }
  4502. }
  4503. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4504. htt_tlv_filter.mpdu_start = 1;
  4505. htt_tlv_filter.msdu_start = 0;
  4506. htt_tlv_filter.packet = 0;
  4507. htt_tlv_filter.msdu_end = 0;
  4508. htt_tlv_filter.mpdu_end = 0;
  4509. htt_tlv_filter.attention = 0;
  4510. htt_tlv_filter.ppdu_start = 1;
  4511. htt_tlv_filter.ppdu_end = 1;
  4512. htt_tlv_filter.ppdu_end_user_stats = 1;
  4513. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4514. htt_tlv_filter.ppdu_end_status_done = 1;
  4515. htt_tlv_filter.enable_fp = 1;
  4516. htt_tlv_filter.enable_md = 0;
  4517. htt_tlv_filter.enable_mo = 1;
  4518. if (pdev->mcopy_mode) {
  4519. htt_tlv_filter.packet_header = 1;
  4520. }
  4521. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4522. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4523. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4524. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4525. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4526. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4527. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4528. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4529. pdev->pdev_id);
  4530. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4531. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4532. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4533. }
  4534. return QDF_STATUS_SUCCESS;
  4535. }
  4536. /**
  4537. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4538. * @pdev_handle: Datapath PDEV handle
  4539. * @filter_val: Flag to select Filter for monitor mode
  4540. * Return: 0 on success, not 0 on failure
  4541. */
  4542. static QDF_STATUS
  4543. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4544. struct cdp_monitor_filter *filter_val)
  4545. {
  4546. /* Many monitor VAPs can exists in a system but only one can be up at
  4547. * anytime
  4548. */
  4549. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4550. struct dp_vdev *vdev = pdev->monitor_vdev;
  4551. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4552. struct dp_soc *soc;
  4553. uint8_t pdev_id;
  4554. int mac_id;
  4555. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4556. pdev_id = pdev->pdev_id;
  4557. soc = pdev->soc;
  4558. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4559. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4560. pdev, pdev_id, soc, vdev);
  4561. /*Check if current pdev's monitor_vdev exists */
  4562. if (!pdev->monitor_vdev) {
  4563. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4564. "vdev=%pK", vdev);
  4565. qdf_assert(vdev);
  4566. }
  4567. /* update filter mode, type in pdev structure */
  4568. pdev->mon_filter_mode = filter_val->mode;
  4569. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4570. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4571. pdev->fp_data_filter = filter_val->fp_data;
  4572. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4573. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4574. pdev->mo_data_filter = filter_val->mo_data;
  4575. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4576. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4577. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4578. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4579. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4580. pdev->mo_data_filter);
  4581. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4582. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4583. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4584. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4585. pdev, mac_id,
  4586. htt_tlv_filter);
  4587. if (status != QDF_STATUS_SUCCESS) {
  4588. dp_err("Failed to send tlv filter for monitor mode rings");
  4589. return status;
  4590. }
  4591. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4592. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4593. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4594. }
  4595. htt_tlv_filter.mpdu_start = 1;
  4596. htt_tlv_filter.msdu_start = 1;
  4597. htt_tlv_filter.packet = 1;
  4598. htt_tlv_filter.msdu_end = 1;
  4599. htt_tlv_filter.mpdu_end = 1;
  4600. htt_tlv_filter.packet_header = 1;
  4601. htt_tlv_filter.attention = 1;
  4602. htt_tlv_filter.ppdu_start = 0;
  4603. htt_tlv_filter.ppdu_end = 0;
  4604. htt_tlv_filter.ppdu_end_user_stats = 0;
  4605. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4606. htt_tlv_filter.ppdu_end_status_done = 0;
  4607. htt_tlv_filter.header_per_msdu = 1;
  4608. htt_tlv_filter.enable_fp =
  4609. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4610. htt_tlv_filter.enable_md = 0;
  4611. htt_tlv_filter.enable_mo =
  4612. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4613. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4614. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4615. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4616. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4617. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4618. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4619. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4620. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4621. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4622. pdev, mac_id,
  4623. htt_tlv_filter);
  4624. if (status != QDF_STATUS_SUCCESS) {
  4625. dp_err("Failed to send tlv filter for monitor mode rings");
  4626. return status;
  4627. }
  4628. }
  4629. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4630. htt_tlv_filter.mpdu_start = 1;
  4631. htt_tlv_filter.msdu_start = 0;
  4632. htt_tlv_filter.packet = 0;
  4633. htt_tlv_filter.msdu_end = 0;
  4634. htt_tlv_filter.mpdu_end = 0;
  4635. htt_tlv_filter.attention = 0;
  4636. htt_tlv_filter.ppdu_start = 1;
  4637. htt_tlv_filter.ppdu_end = 1;
  4638. htt_tlv_filter.ppdu_end_user_stats = 1;
  4639. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4640. htt_tlv_filter.ppdu_end_status_done = 1;
  4641. htt_tlv_filter.enable_fp = 1;
  4642. htt_tlv_filter.enable_md = 0;
  4643. htt_tlv_filter.enable_mo = 1;
  4644. if (pdev->mcopy_mode) {
  4645. htt_tlv_filter.packet_header = 1;
  4646. }
  4647. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4648. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4649. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4650. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4651. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4652. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4653. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4654. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4655. pdev->pdev_id);
  4656. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4657. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4658. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4659. }
  4660. return QDF_STATUS_SUCCESS;
  4661. }
  4662. /**
  4663. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4664. * @pdev_handle: Datapath PDEV handle
  4665. *
  4666. * Return: pdev_id
  4667. */
  4668. static
  4669. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4670. {
  4671. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4672. return pdev->pdev_id;
  4673. }
  4674. /**
  4675. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4676. * @pdev_handle: Datapath PDEV handle
  4677. * @chan_noise_floor: Channel Noise Floor
  4678. *
  4679. * Return: void
  4680. */
  4681. static
  4682. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4683. int16_t chan_noise_floor)
  4684. {
  4685. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4686. pdev->chan_noise_floor = chan_noise_floor;
  4687. }
  4688. /**
  4689. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4690. * @vdev_handle: Datapath VDEV handle
  4691. * Return: true on ucast filter flag set
  4692. */
  4693. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4694. {
  4695. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4696. struct dp_pdev *pdev;
  4697. pdev = vdev->pdev;
  4698. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4699. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4700. return true;
  4701. return false;
  4702. }
  4703. /**
  4704. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4705. * @vdev_handle: Datapath VDEV handle
  4706. * Return: true on mcast filter flag set
  4707. */
  4708. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4709. {
  4710. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4711. struct dp_pdev *pdev;
  4712. pdev = vdev->pdev;
  4713. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4714. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4715. return true;
  4716. return false;
  4717. }
  4718. /**
  4719. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4720. * @vdev_handle: Datapath VDEV handle
  4721. * Return: true on non data filter flag set
  4722. */
  4723. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4724. {
  4725. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4726. struct dp_pdev *pdev;
  4727. pdev = vdev->pdev;
  4728. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4729. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4730. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4731. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4732. return true;
  4733. }
  4734. }
  4735. return false;
  4736. }
  4737. #ifdef MESH_MODE_SUPPORT
  4738. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4739. {
  4740. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4741. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4742. FL("val %d"), val);
  4743. vdev->mesh_vdev = val;
  4744. }
  4745. /*
  4746. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4747. * @vdev_hdl: virtual device object
  4748. * @val: value to be set
  4749. *
  4750. * Return: void
  4751. */
  4752. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4753. {
  4754. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4755. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4756. FL("val %d"), val);
  4757. vdev->mesh_rx_filter = val;
  4758. }
  4759. #endif
  4760. /*
  4761. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4762. * Current scope is bar received count
  4763. *
  4764. * @pdev_handle: DP_PDEV handle
  4765. *
  4766. * Return: void
  4767. */
  4768. #define STATS_PROC_TIMEOUT (HZ/1000)
  4769. static void
  4770. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4771. {
  4772. struct dp_vdev *vdev;
  4773. struct dp_peer *peer;
  4774. uint32_t waitcnt;
  4775. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4776. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4777. if (!peer) {
  4778. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4779. FL("DP Invalid Peer refernce"));
  4780. return;
  4781. }
  4782. if (peer->delete_in_progress) {
  4783. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4784. FL("DP Peer deletion in progress"));
  4785. continue;
  4786. }
  4787. qdf_atomic_inc(&peer->ref_cnt);
  4788. waitcnt = 0;
  4789. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4790. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4791. && waitcnt < 10) {
  4792. schedule_timeout_interruptible(
  4793. STATS_PROC_TIMEOUT);
  4794. waitcnt++;
  4795. }
  4796. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4797. dp_peer_unref_delete(peer);
  4798. }
  4799. }
  4800. }
  4801. /**
  4802. * dp_rx_bar_stats_cb(): BAR received stats callback
  4803. * @soc: SOC handle
  4804. * @cb_ctxt: Call back context
  4805. * @reo_status: Reo status
  4806. *
  4807. * return: void
  4808. */
  4809. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4810. union hal_reo_status *reo_status)
  4811. {
  4812. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4813. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4814. if (!qdf_atomic_read(&soc->cmn_init_done))
  4815. return;
  4816. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4817. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4818. queue_status->header.status);
  4819. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4820. return;
  4821. }
  4822. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4823. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4824. }
  4825. /**
  4826. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4827. * @vdev: DP VDEV handle
  4828. *
  4829. * return: void
  4830. */
  4831. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4832. struct cdp_vdev_stats *vdev_stats)
  4833. {
  4834. struct dp_peer *peer = NULL;
  4835. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4836. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4837. dp_update_vdev_stats(vdev_stats, peer);
  4838. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4839. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  4840. vdev_stats, vdev->vdev_id,
  4841. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  4842. #endif
  4843. }
  4844. /**
  4845. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4846. * @pdev: DP PDEV handle
  4847. *
  4848. * return: void
  4849. */
  4850. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4851. {
  4852. struct dp_vdev *vdev = NULL;
  4853. struct cdp_vdev_stats *vdev_stats =
  4854. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4855. if (!vdev_stats) {
  4856. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4857. "DP alloc failure - unable to get alloc vdev stats");
  4858. return;
  4859. }
  4860. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4861. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4862. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4863. if (pdev->mcopy_mode)
  4864. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  4865. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4866. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4867. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4868. dp_update_pdev_stats(pdev, vdev_stats);
  4869. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4870. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4871. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4872. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4873. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4874. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4875. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4876. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4877. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4878. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4879. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4880. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4881. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4882. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4883. DP_STATS_AGGR(pdev, vdev,
  4884. tx_i.mcast_en.dropped_map_error);
  4885. DP_STATS_AGGR(pdev, vdev,
  4886. tx_i.mcast_en.dropped_self_mac);
  4887. DP_STATS_AGGR(pdev, vdev,
  4888. tx_i.mcast_en.dropped_send_fail);
  4889. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4890. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4891. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4892. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4893. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4894. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4895. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  4896. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4897. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4898. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4899. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4900. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4901. pdev->stats.tx_i.dropped.dma_error +
  4902. pdev->stats.tx_i.dropped.ring_full +
  4903. pdev->stats.tx_i.dropped.enqueue_fail +
  4904. pdev->stats.tx_i.dropped.desc_na.num +
  4905. pdev->stats.tx_i.dropped.res_full;
  4906. pdev->stats.tx.last_ack_rssi =
  4907. vdev->stats.tx.last_ack_rssi;
  4908. pdev->stats.tx_i.tso.num_seg =
  4909. vdev->stats.tx_i.tso.num_seg;
  4910. }
  4911. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4912. qdf_mem_free(vdev_stats);
  4913. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4914. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  4915. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  4916. #endif
  4917. }
  4918. /**
  4919. * dp_vdev_getstats() - get vdev packet level stats
  4920. * @vdev_handle: Datapath VDEV handle
  4921. * @stats: cdp network device stats structure
  4922. *
  4923. * Return: void
  4924. */
  4925. static void dp_vdev_getstats(void *vdev_handle,
  4926. struct cdp_dev_stats *stats)
  4927. {
  4928. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4929. struct cdp_vdev_stats *vdev_stats =
  4930. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4931. if (!vdev_stats) {
  4932. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4933. "DP alloc failure - unable to get alloc vdev stats");
  4934. return;
  4935. }
  4936. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4937. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4938. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4939. stats->tx_errors = vdev_stats->tx.tx_failed +
  4940. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4941. stats->tx_dropped = stats->tx_errors;
  4942. stats->rx_packets = vdev_stats->rx.unicast.num +
  4943. vdev_stats->rx.multicast.num +
  4944. vdev_stats->rx.bcast.num;
  4945. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4946. vdev_stats->rx.multicast.bytes +
  4947. vdev_stats->rx.bcast.bytes;
  4948. }
  4949. /**
  4950. * dp_pdev_getstats() - get pdev packet level stats
  4951. * @pdev_handle: Datapath PDEV handle
  4952. * @stats: cdp network device stats structure
  4953. *
  4954. * Return: void
  4955. */
  4956. static void dp_pdev_getstats(void *pdev_handle,
  4957. struct cdp_dev_stats *stats)
  4958. {
  4959. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4960. dp_aggregate_pdev_stats(pdev);
  4961. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4962. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4963. stats->tx_errors = pdev->stats.tx.tx_failed +
  4964. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4965. stats->tx_dropped = stats->tx_errors;
  4966. stats->rx_packets = pdev->stats.rx.unicast.num +
  4967. pdev->stats.rx.multicast.num +
  4968. pdev->stats.rx.bcast.num;
  4969. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4970. pdev->stats.rx.multicast.bytes +
  4971. pdev->stats.rx.bcast.bytes;
  4972. }
  4973. /**
  4974. * dp_get_device_stats() - get interface level packet stats
  4975. * @handle: device handle
  4976. * @stats: cdp network device stats structure
  4977. * @type: device type pdev/vdev
  4978. *
  4979. * Return: void
  4980. */
  4981. static void dp_get_device_stats(void *handle,
  4982. struct cdp_dev_stats *stats, uint8_t type)
  4983. {
  4984. switch (type) {
  4985. case UPDATE_VDEV_STATS:
  4986. dp_vdev_getstats(handle, stats);
  4987. break;
  4988. case UPDATE_PDEV_STATS:
  4989. dp_pdev_getstats(handle, stats);
  4990. break;
  4991. default:
  4992. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4993. "apstats cannot be updated for this input "
  4994. "type %d", type);
  4995. break;
  4996. }
  4997. }
  4998. /**
  4999. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5000. * @pdev: DP_PDEV Handle
  5001. *
  5002. * Return:void
  5003. */
  5004. static inline void
  5005. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5006. {
  5007. uint8_t index = 0;
  5008. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5009. DP_PRINT_STATS("Received From Stack:");
  5010. DP_PRINT_STATS(" Packets = %d",
  5011. pdev->stats.tx_i.rcvd.num);
  5012. DP_PRINT_STATS(" Bytes = %llu",
  5013. pdev->stats.tx_i.rcvd.bytes);
  5014. DP_PRINT_STATS("Processed:");
  5015. DP_PRINT_STATS(" Packets = %d",
  5016. pdev->stats.tx_i.processed.num);
  5017. DP_PRINT_STATS(" Bytes = %llu",
  5018. pdev->stats.tx_i.processed.bytes);
  5019. DP_PRINT_STATS("Total Completions:");
  5020. DP_PRINT_STATS(" Packets = %u",
  5021. pdev->stats.tx.comp_pkt.num);
  5022. DP_PRINT_STATS(" Bytes = %llu",
  5023. pdev->stats.tx.comp_pkt.bytes);
  5024. DP_PRINT_STATS("Successful Completions:");
  5025. DP_PRINT_STATS(" Packets = %u",
  5026. pdev->stats.tx.tx_success.num);
  5027. DP_PRINT_STATS(" Bytes = %llu",
  5028. pdev->stats.tx.tx_success.bytes);
  5029. DP_PRINT_STATS("Dropped:");
  5030. DP_PRINT_STATS(" Total = %d",
  5031. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5032. DP_PRINT_STATS(" Dma_map_error = %d",
  5033. pdev->stats.tx_i.dropped.dma_error);
  5034. DP_PRINT_STATS(" Ring Full = %d",
  5035. pdev->stats.tx_i.dropped.ring_full);
  5036. DP_PRINT_STATS(" Descriptor Not available = %d",
  5037. pdev->stats.tx_i.dropped.desc_na.num);
  5038. DP_PRINT_STATS(" HW enqueue failed= %d",
  5039. pdev->stats.tx_i.dropped.enqueue_fail);
  5040. DP_PRINT_STATS(" Resources Full = %d",
  5041. pdev->stats.tx_i.dropped.res_full);
  5042. DP_PRINT_STATS(" FW removed Pkts = %u",
  5043. pdev->stats.tx.dropped.fw_rem.num);
  5044. DP_PRINT_STATS(" FW removed bytes= %llu",
  5045. pdev->stats.tx.dropped.fw_rem.bytes);
  5046. DP_PRINT_STATS(" FW removed transmitted = %d",
  5047. pdev->stats.tx.dropped.fw_rem_tx);
  5048. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5049. pdev->stats.tx.dropped.fw_rem_notx);
  5050. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5051. pdev->stats.tx.dropped.fw_reason1);
  5052. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5053. pdev->stats.tx.dropped.fw_reason2);
  5054. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5055. pdev->stats.tx.dropped.fw_reason3);
  5056. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5057. pdev->stats.tx.dropped.age_out);
  5058. DP_PRINT_STATS(" headroom insufficient = %d",
  5059. pdev->stats.tx_i.dropped.headroom_insufficient);
  5060. DP_PRINT_STATS(" Multicast:");
  5061. DP_PRINT_STATS(" Packets: %u",
  5062. pdev->stats.tx.mcast.num);
  5063. DP_PRINT_STATS(" Bytes: %llu",
  5064. pdev->stats.tx.mcast.bytes);
  5065. DP_PRINT_STATS("Scatter Gather:");
  5066. DP_PRINT_STATS(" Packets = %d",
  5067. pdev->stats.tx_i.sg.sg_pkt.num);
  5068. DP_PRINT_STATS(" Bytes = %llu",
  5069. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5070. DP_PRINT_STATS(" Dropped By Host = %d",
  5071. pdev->stats.tx_i.sg.dropped_host.num);
  5072. DP_PRINT_STATS(" Dropped By Target = %d",
  5073. pdev->stats.tx_i.sg.dropped_target);
  5074. DP_PRINT_STATS("TSO:");
  5075. DP_PRINT_STATS(" Number of Segments = %d",
  5076. pdev->stats.tx_i.tso.num_seg);
  5077. DP_PRINT_STATS(" Packets = %d",
  5078. pdev->stats.tx_i.tso.tso_pkt.num);
  5079. DP_PRINT_STATS(" Bytes = %llu",
  5080. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5081. DP_PRINT_STATS(" Dropped By Host = %d",
  5082. pdev->stats.tx_i.tso.dropped_host.num);
  5083. DP_PRINT_STATS("Mcast Enhancement:");
  5084. DP_PRINT_STATS(" Packets = %d",
  5085. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5086. DP_PRINT_STATS(" Bytes = %llu",
  5087. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5088. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5089. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5090. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5091. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5092. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5093. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5094. DP_PRINT_STATS(" Unicast sent = %d",
  5095. pdev->stats.tx_i.mcast_en.ucast);
  5096. DP_PRINT_STATS("Raw:");
  5097. DP_PRINT_STATS(" Packets = %d",
  5098. pdev->stats.tx_i.raw.raw_pkt.num);
  5099. DP_PRINT_STATS(" Bytes = %llu",
  5100. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5101. DP_PRINT_STATS(" DMA map error = %d",
  5102. pdev->stats.tx_i.raw.dma_map_error);
  5103. DP_PRINT_STATS("Reinjected:");
  5104. DP_PRINT_STATS(" Packets = %d",
  5105. pdev->stats.tx_i.reinject_pkts.num);
  5106. DP_PRINT_STATS(" Bytes = %llu\n",
  5107. pdev->stats.tx_i.reinject_pkts.bytes);
  5108. DP_PRINT_STATS("Inspected:");
  5109. DP_PRINT_STATS(" Packets = %d",
  5110. pdev->stats.tx_i.inspect_pkts.num);
  5111. DP_PRINT_STATS(" Bytes = %llu",
  5112. pdev->stats.tx_i.inspect_pkts.bytes);
  5113. DP_PRINT_STATS("Nawds Multicast:");
  5114. DP_PRINT_STATS(" Packets = %d",
  5115. pdev->stats.tx_i.nawds_mcast.num);
  5116. DP_PRINT_STATS(" Bytes = %llu",
  5117. pdev->stats.tx_i.nawds_mcast.bytes);
  5118. DP_PRINT_STATS("CCE Classified:");
  5119. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5120. pdev->stats.tx_i.cce_classified);
  5121. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5122. pdev->stats.tx_i.cce_classified_raw);
  5123. DP_PRINT_STATS("Mesh stats:");
  5124. DP_PRINT_STATS(" frames to firmware: %u",
  5125. pdev->stats.tx_i.mesh.exception_fw);
  5126. DP_PRINT_STATS(" completions from fw: %u",
  5127. pdev->stats.tx_i.mesh.completion_fw);
  5128. DP_PRINT_STATS("PPDU stats counter");
  5129. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5130. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5131. pdev->stats.ppdu_stats_counter[index]);
  5132. }
  5133. }
  5134. /**
  5135. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5136. * @pdev: DP_PDEV Handle
  5137. *
  5138. * Return: void
  5139. */
  5140. static inline void
  5141. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5142. {
  5143. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5144. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5145. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5146. pdev->stats.rx.rcvd_reo[0].num,
  5147. pdev->stats.rx.rcvd_reo[1].num,
  5148. pdev->stats.rx.rcvd_reo[2].num,
  5149. pdev->stats.rx.rcvd_reo[3].num);
  5150. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5151. pdev->stats.rx.rcvd_reo[0].bytes,
  5152. pdev->stats.rx.rcvd_reo[1].bytes,
  5153. pdev->stats.rx.rcvd_reo[2].bytes,
  5154. pdev->stats.rx.rcvd_reo[3].bytes);
  5155. DP_PRINT_STATS("Replenished:");
  5156. DP_PRINT_STATS(" Packets = %d",
  5157. pdev->stats.replenish.pkts.num);
  5158. DP_PRINT_STATS(" Bytes = %llu",
  5159. pdev->stats.replenish.pkts.bytes);
  5160. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5161. pdev->stats.buf_freelist);
  5162. DP_PRINT_STATS(" Low threshold intr = %d",
  5163. pdev->stats.replenish.low_thresh_intrs);
  5164. DP_PRINT_STATS("Dropped:");
  5165. DP_PRINT_STATS(" msdu_not_done = %d",
  5166. pdev->stats.dropped.msdu_not_done);
  5167. DP_PRINT_STATS(" mon_rx_drop = %d",
  5168. pdev->stats.dropped.mon_rx_drop);
  5169. DP_PRINT_STATS(" mec_drop = %d",
  5170. pdev->stats.rx.mec_drop.num);
  5171. DP_PRINT_STATS(" Bytes = %llu",
  5172. pdev->stats.rx.mec_drop.bytes);
  5173. DP_PRINT_STATS("Sent To Stack:");
  5174. DP_PRINT_STATS(" Packets = %d",
  5175. pdev->stats.rx.to_stack.num);
  5176. DP_PRINT_STATS(" Bytes = %llu",
  5177. pdev->stats.rx.to_stack.bytes);
  5178. DP_PRINT_STATS("Multicast/Broadcast:");
  5179. DP_PRINT_STATS(" Packets = %d",
  5180. pdev->stats.rx.multicast.num);
  5181. DP_PRINT_STATS(" Bytes = %llu",
  5182. pdev->stats.rx.multicast.bytes);
  5183. DP_PRINT_STATS("Errors:");
  5184. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5185. pdev->stats.replenish.rxdma_err);
  5186. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5187. pdev->stats.err.desc_alloc_fail);
  5188. DP_PRINT_STATS(" IP checksum error = %d",
  5189. pdev->stats.err.ip_csum_err);
  5190. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5191. pdev->stats.err.tcp_udp_csum_err);
  5192. /* Get bar_recv_cnt */
  5193. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5194. DP_PRINT_STATS("BAR Received Count: = %d",
  5195. pdev->stats.rx.bar_recv_cnt);
  5196. }
  5197. /**
  5198. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5199. * @pdev: DP_PDEV Handle
  5200. *
  5201. * Return: void
  5202. */
  5203. static inline void
  5204. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5205. {
  5206. struct cdp_pdev_mon_stats *rx_mon_stats;
  5207. rx_mon_stats = &pdev->rx_mon_stats;
  5208. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5209. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5210. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5211. rx_mon_stats->status_ppdu_done);
  5212. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5213. rx_mon_stats->dest_ppdu_done);
  5214. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5215. rx_mon_stats->dest_mpdu_done);
  5216. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5217. rx_mon_stats->dest_mpdu_drop);
  5218. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5219. rx_mon_stats->dup_mon_linkdesc_cnt);
  5220. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5221. rx_mon_stats->dup_mon_buf_cnt);
  5222. }
  5223. /**
  5224. * dp_print_soc_tx_stats(): Print SOC level stats
  5225. * @soc DP_SOC Handle
  5226. *
  5227. * Return: void
  5228. */
  5229. static inline void
  5230. dp_print_soc_tx_stats(struct dp_soc *soc)
  5231. {
  5232. uint8_t desc_pool_id;
  5233. soc->stats.tx.desc_in_use = 0;
  5234. DP_PRINT_STATS("SOC Tx Stats:\n");
  5235. for (desc_pool_id = 0;
  5236. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5237. desc_pool_id++)
  5238. soc->stats.tx.desc_in_use +=
  5239. soc->tx_desc[desc_pool_id].num_allocated;
  5240. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5241. soc->stats.tx.desc_in_use);
  5242. DP_PRINT_STATS("Invalid peer:");
  5243. DP_PRINT_STATS(" Packets = %d",
  5244. soc->stats.tx.tx_invalid_peer.num);
  5245. DP_PRINT_STATS(" Bytes = %llu",
  5246. soc->stats.tx.tx_invalid_peer.bytes);
  5247. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5248. soc->stats.tx.tcl_ring_full[0],
  5249. soc->stats.tx.tcl_ring_full[1],
  5250. soc->stats.tx.tcl_ring_full[2]);
  5251. }
  5252. /**
  5253. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5254. * @soc: DP_SOC Handle
  5255. *
  5256. * Return:void
  5257. */
  5258. static inline void
  5259. dp_print_soc_rx_stats(struct dp_soc *soc)
  5260. {
  5261. uint32_t i;
  5262. char reo_error[DP_REO_ERR_LENGTH];
  5263. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5264. uint8_t index = 0;
  5265. DP_PRINT_STATS("SOC Rx Stats:\n");
  5266. DP_PRINT_STATS("Fragmented packets: %u",
  5267. soc->stats.rx.rx_frags);
  5268. DP_PRINT_STATS("Reo reinjected packets: %u",
  5269. soc->stats.rx.reo_reinject);
  5270. DP_PRINT_STATS("Errors:\n");
  5271. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5272. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5273. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5274. DP_PRINT_STATS("Invalid RBM = %d",
  5275. soc->stats.rx.err.invalid_rbm);
  5276. DP_PRINT_STATS("Invalid Vdev = %d",
  5277. soc->stats.rx.err.invalid_vdev);
  5278. DP_PRINT_STATS("Invalid Pdev = %d",
  5279. soc->stats.rx.err.invalid_pdev);
  5280. DP_PRINT_STATS("Invalid Peer = %d",
  5281. soc->stats.rx.err.rx_invalid_peer.num);
  5282. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5283. soc->stats.rx.err.hal_ring_access_fail);
  5284. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5285. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5286. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5287. index += qdf_snprint(&rxdma_error[index],
  5288. DP_RXDMA_ERR_LENGTH - index,
  5289. " %d", soc->stats.rx.err.rxdma_error[i]);
  5290. }
  5291. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5292. rxdma_error);
  5293. index = 0;
  5294. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5295. index += qdf_snprint(&reo_error[index],
  5296. DP_REO_ERR_LENGTH - index,
  5297. " %d", soc->stats.rx.err.reo_error[i]);
  5298. }
  5299. DP_PRINT_STATS("REO Error(0-14):%s",
  5300. reo_error);
  5301. }
  5302. /**
  5303. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5304. * @ring_type: Ring
  5305. *
  5306. * Return: char const pointer
  5307. */
  5308. static inline const
  5309. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5310. {
  5311. switch (ring_type) {
  5312. case REO_DST:
  5313. return "Reo_dst";
  5314. case REO_EXCEPTION:
  5315. return "Reo_exception";
  5316. case REO_CMD:
  5317. return "Reo_cmd";
  5318. case REO_REINJECT:
  5319. return "Reo_reinject";
  5320. case REO_STATUS:
  5321. return "Reo_status";
  5322. case WBM2SW_RELEASE:
  5323. return "wbm2sw_release";
  5324. case TCL_DATA:
  5325. return "tcl_data";
  5326. case TCL_CMD:
  5327. return "tcl_cmd";
  5328. case TCL_STATUS:
  5329. return "tcl_status";
  5330. case SW2WBM_RELEASE:
  5331. return "sw2wbm_release";
  5332. case RXDMA_BUF:
  5333. return "Rxdma_buf";
  5334. case RXDMA_DST:
  5335. return "Rxdma_dst";
  5336. case RXDMA_MONITOR_BUF:
  5337. return "Rxdma_monitor_buf";
  5338. case RXDMA_MONITOR_DESC:
  5339. return "Rxdma_monitor_desc";
  5340. case RXDMA_MONITOR_STATUS:
  5341. return "Rxdma_monitor_status";
  5342. default:
  5343. dp_err("Invalid ring type");
  5344. break;
  5345. }
  5346. return "Invalid";
  5347. }
  5348. /**
  5349. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5350. * @soc: DP_SOC handle
  5351. * @srng: DP_SRNG handle
  5352. * @ring_name: SRNG name
  5353. * @ring_type: srng src/dst ring
  5354. *
  5355. * Return: void
  5356. */
  5357. static void
  5358. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5359. enum hal_ring_type ring_type)
  5360. {
  5361. uint32_t tailp;
  5362. uint32_t headp;
  5363. int32_t hw_headp = -1;
  5364. int32_t hw_tailp = -1;
  5365. const char *ring_name;
  5366. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5367. if (soc && srng && srng->hal_srng) {
  5368. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5369. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5370. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5371. ring_name, headp, tailp);
  5372. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5373. &hw_tailp, ring_type);
  5374. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5375. ring_name, hw_headp, hw_tailp);
  5376. }
  5377. }
  5378. /**
  5379. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5380. * on target
  5381. * @pdev: physical device handle
  5382. * @mac_id: mac id
  5383. *
  5384. * Return: void
  5385. */
  5386. static inline
  5387. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5388. {
  5389. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5390. dp_print_ring_stat_from_hal(pdev->soc,
  5391. &pdev->rxdma_mon_buf_ring[mac_id],
  5392. RXDMA_MONITOR_BUF);
  5393. dp_print_ring_stat_from_hal(pdev->soc,
  5394. &pdev->rxdma_mon_dst_ring[mac_id],
  5395. RXDMA_MONITOR_DST);
  5396. dp_print_ring_stat_from_hal(pdev->soc,
  5397. &pdev->rxdma_mon_desc_ring[mac_id],
  5398. RXDMA_MONITOR_DESC);
  5399. }
  5400. dp_print_ring_stat_from_hal(pdev->soc,
  5401. &pdev->rxdma_mon_status_ring[mac_id],
  5402. RXDMA_MONITOR_STATUS);
  5403. }
  5404. /**
  5405. * dp_print_ring_stats(): Print tail and head pointer
  5406. * @pdev: DP_PDEV handle
  5407. *
  5408. * Return:void
  5409. */
  5410. static inline void
  5411. dp_print_ring_stats(struct dp_pdev *pdev)
  5412. {
  5413. uint32_t i;
  5414. int mac_id;
  5415. dp_print_ring_stat_from_hal(pdev->soc,
  5416. &pdev->soc->reo_exception_ring,
  5417. REO_EXCEPTION);
  5418. dp_print_ring_stat_from_hal(pdev->soc,
  5419. &pdev->soc->reo_reinject_ring,
  5420. REO_REINJECT);
  5421. dp_print_ring_stat_from_hal(pdev->soc,
  5422. &pdev->soc->reo_cmd_ring,
  5423. REO_CMD);
  5424. dp_print_ring_stat_from_hal(pdev->soc,
  5425. &pdev->soc->reo_status_ring,
  5426. REO_STATUS);
  5427. dp_print_ring_stat_from_hal(pdev->soc,
  5428. &pdev->soc->rx_rel_ring,
  5429. WBM2SW_RELEASE);
  5430. dp_print_ring_stat_from_hal(pdev->soc,
  5431. &pdev->soc->tcl_cmd_ring,
  5432. TCL_CMD);
  5433. dp_print_ring_stat_from_hal(pdev->soc,
  5434. &pdev->soc->tcl_status_ring,
  5435. TCL_STATUS);
  5436. dp_print_ring_stat_from_hal(pdev->soc,
  5437. &pdev->soc->wbm_desc_rel_ring,
  5438. SW2WBM_RELEASE);
  5439. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5440. dp_print_ring_stat_from_hal(pdev->soc,
  5441. &pdev->soc->reo_dest_ring[i],
  5442. REO_DST);
  5443. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5444. dp_print_ring_stat_from_hal(pdev->soc,
  5445. &pdev->soc->tcl_data_ring[i],
  5446. TCL_DATA);
  5447. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5448. dp_print_ring_stat_from_hal(pdev->soc,
  5449. &pdev->soc->tx_comp_ring[i],
  5450. WBM2SW_RELEASE);
  5451. dp_print_ring_stat_from_hal(pdev->soc,
  5452. &pdev->rx_refill_buf_ring,
  5453. RXDMA_BUF);
  5454. dp_print_ring_stat_from_hal(pdev->soc,
  5455. &pdev->rx_refill_buf_ring2,
  5456. RXDMA_BUF);
  5457. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5458. dp_print_ring_stat_from_hal(pdev->soc,
  5459. &pdev->rx_mac_buf_ring[i],
  5460. RXDMA_BUF);
  5461. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5462. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5463. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5464. dp_print_ring_stat_from_hal(pdev->soc,
  5465. &pdev->rxdma_err_dst_ring[i],
  5466. RXDMA_DST);
  5467. }
  5468. /**
  5469. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5470. * @vdev: DP_VDEV handle
  5471. *
  5472. * Return:void
  5473. */
  5474. static inline void
  5475. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5476. {
  5477. struct dp_peer *peer = NULL;
  5478. DP_STATS_CLR(vdev->pdev);
  5479. DP_STATS_CLR(vdev->pdev->soc);
  5480. DP_STATS_CLR(vdev);
  5481. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5482. if (!peer)
  5483. return;
  5484. DP_STATS_CLR(peer);
  5485. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5486. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5487. &peer->stats, peer->peer_ids[0],
  5488. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5489. #endif
  5490. }
  5491. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5492. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5493. &vdev->stats, vdev->vdev_id,
  5494. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5495. #endif
  5496. }
  5497. /**
  5498. * dp_print_common_rates_info(): Print common rate for tx or rx
  5499. * @pkt_type_array: rate type array contains rate info
  5500. *
  5501. * Return:void
  5502. */
  5503. static inline void
  5504. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5505. {
  5506. uint8_t mcs, pkt_type;
  5507. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5508. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5509. if (!dp_rate_string[pkt_type][mcs].valid)
  5510. continue;
  5511. DP_PRINT_STATS(" %s = %d",
  5512. dp_rate_string[pkt_type][mcs].mcs_type,
  5513. pkt_type_array[pkt_type].mcs_count[mcs]);
  5514. }
  5515. DP_PRINT_STATS("\n");
  5516. }
  5517. }
  5518. /**
  5519. * dp_print_rx_rates(): Print Rx rate stats
  5520. * @vdev: DP_VDEV handle
  5521. *
  5522. * Return:void
  5523. */
  5524. static inline void
  5525. dp_print_rx_rates(struct dp_vdev *vdev)
  5526. {
  5527. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5528. uint8_t i;
  5529. uint8_t index = 0;
  5530. char nss[DP_NSS_LENGTH];
  5531. DP_PRINT_STATS("Rx Rate Info:\n");
  5532. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5533. index = 0;
  5534. for (i = 0; i < SS_COUNT; i++) {
  5535. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5536. " %d", pdev->stats.rx.nss[i]);
  5537. }
  5538. DP_PRINT_STATS("NSS(1-8) = %s",
  5539. nss);
  5540. DP_PRINT_STATS("SGI ="
  5541. " 0.8us %d,"
  5542. " 0.4us %d,"
  5543. " 1.6us %d,"
  5544. " 3.2us %d,",
  5545. pdev->stats.rx.sgi_count[0],
  5546. pdev->stats.rx.sgi_count[1],
  5547. pdev->stats.rx.sgi_count[2],
  5548. pdev->stats.rx.sgi_count[3]);
  5549. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5550. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5551. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5552. DP_PRINT_STATS("Reception Type ="
  5553. " SU: %d,"
  5554. " MU_MIMO:%d,"
  5555. " MU_OFDMA:%d,"
  5556. " MU_OFDMA_MIMO:%d\n",
  5557. pdev->stats.rx.reception_type[0],
  5558. pdev->stats.rx.reception_type[1],
  5559. pdev->stats.rx.reception_type[2],
  5560. pdev->stats.rx.reception_type[3]);
  5561. DP_PRINT_STATS("Aggregation:\n");
  5562. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5563. pdev->stats.rx.ampdu_cnt);
  5564. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5565. pdev->stats.rx.non_ampdu_cnt);
  5566. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5567. pdev->stats.rx.amsdu_cnt);
  5568. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5569. pdev->stats.rx.non_amsdu_cnt);
  5570. }
  5571. /**
  5572. * dp_print_tx_rates(): Print tx rates
  5573. * @vdev: DP_VDEV handle
  5574. *
  5575. * Return:void
  5576. */
  5577. static inline void
  5578. dp_print_tx_rates(struct dp_vdev *vdev)
  5579. {
  5580. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5581. uint8_t index;
  5582. char nss[DP_NSS_LENGTH];
  5583. int nss_index;
  5584. DP_PRINT_STATS("Tx Rate Info:\n");
  5585. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5586. DP_PRINT_STATS("SGI ="
  5587. " 0.8us %d"
  5588. " 0.4us %d"
  5589. " 1.6us %d"
  5590. " 3.2us %d",
  5591. pdev->stats.tx.sgi_count[0],
  5592. pdev->stats.tx.sgi_count[1],
  5593. pdev->stats.tx.sgi_count[2],
  5594. pdev->stats.tx.sgi_count[3]);
  5595. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5596. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5597. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5598. index = 0;
  5599. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5600. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5601. " %d", pdev->stats.tx.nss[nss_index]);
  5602. }
  5603. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5604. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5605. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5606. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5607. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5608. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5609. DP_PRINT_STATS("Aggregation:\n");
  5610. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5611. pdev->stats.tx.amsdu_cnt);
  5612. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5613. pdev->stats.tx.non_amsdu_cnt);
  5614. }
  5615. /**
  5616. * dp_print_peer_stats():print peer stats
  5617. * @peer: DP_PEER handle
  5618. *
  5619. * return void
  5620. */
  5621. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5622. {
  5623. uint8_t i;
  5624. uint32_t index;
  5625. char nss[DP_NSS_LENGTH];
  5626. DP_PRINT_STATS("Node Tx Stats:\n");
  5627. DP_PRINT_STATS("Total Packet Completions = %d",
  5628. peer->stats.tx.comp_pkt.num);
  5629. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5630. peer->stats.tx.comp_pkt.bytes);
  5631. DP_PRINT_STATS("Success Packets = %d",
  5632. peer->stats.tx.tx_success.num);
  5633. DP_PRINT_STATS("Success Bytes = %llu",
  5634. peer->stats.tx.tx_success.bytes);
  5635. DP_PRINT_STATS("Unicast Success Packets = %d",
  5636. peer->stats.tx.ucast.num);
  5637. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5638. peer->stats.tx.ucast.bytes);
  5639. DP_PRINT_STATS("Multicast Success Packets = %d",
  5640. peer->stats.tx.mcast.num);
  5641. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5642. peer->stats.tx.mcast.bytes);
  5643. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5644. peer->stats.tx.bcast.num);
  5645. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5646. peer->stats.tx.bcast.bytes);
  5647. DP_PRINT_STATS("Packets Failed = %d",
  5648. peer->stats.tx.tx_failed);
  5649. DP_PRINT_STATS("Packets In OFDMA = %d",
  5650. peer->stats.tx.ofdma);
  5651. DP_PRINT_STATS("Packets In STBC = %d",
  5652. peer->stats.tx.stbc);
  5653. DP_PRINT_STATS("Packets In LDPC = %d",
  5654. peer->stats.tx.ldpc);
  5655. DP_PRINT_STATS("Packet Retries = %d",
  5656. peer->stats.tx.retries);
  5657. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5658. peer->stats.tx.amsdu_cnt);
  5659. DP_PRINT_STATS("Last Packet RSSI = %d",
  5660. peer->stats.tx.last_ack_rssi);
  5661. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5662. peer->stats.tx.dropped.fw_rem.num);
  5663. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5664. peer->stats.tx.dropped.fw_rem.bytes);
  5665. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5666. peer->stats.tx.dropped.fw_rem_tx);
  5667. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5668. peer->stats.tx.dropped.fw_rem_notx);
  5669. DP_PRINT_STATS("Dropped : Age Out = %d",
  5670. peer->stats.tx.dropped.age_out);
  5671. DP_PRINT_STATS("NAWDS : ");
  5672. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5673. peer->stats.tx.nawds_mcast_drop);
  5674. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5675. peer->stats.tx.nawds_mcast.num);
  5676. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5677. peer->stats.tx.nawds_mcast.bytes);
  5678. DP_PRINT_STATS("Rate Info:");
  5679. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5680. DP_PRINT_STATS("SGI = "
  5681. " 0.8us %d"
  5682. " 0.4us %d"
  5683. " 1.6us %d"
  5684. " 3.2us %d",
  5685. peer->stats.tx.sgi_count[0],
  5686. peer->stats.tx.sgi_count[1],
  5687. peer->stats.tx.sgi_count[2],
  5688. peer->stats.tx.sgi_count[3]);
  5689. DP_PRINT_STATS("Excess Retries per AC ");
  5690. DP_PRINT_STATS(" Best effort = %d",
  5691. peer->stats.tx.excess_retries_per_ac[0]);
  5692. DP_PRINT_STATS(" Background= %d",
  5693. peer->stats.tx.excess_retries_per_ac[1]);
  5694. DP_PRINT_STATS(" Video = %d",
  5695. peer->stats.tx.excess_retries_per_ac[2]);
  5696. DP_PRINT_STATS(" Voice = %d",
  5697. peer->stats.tx.excess_retries_per_ac[3]);
  5698. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5699. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5700. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5701. index = 0;
  5702. for (i = 0; i < SS_COUNT; i++) {
  5703. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5704. " %d", peer->stats.tx.nss[i]);
  5705. }
  5706. DP_PRINT_STATS("NSS(1-8) = %s",
  5707. nss);
  5708. DP_PRINT_STATS("Aggregation:");
  5709. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5710. peer->stats.tx.amsdu_cnt);
  5711. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5712. peer->stats.tx.non_amsdu_cnt);
  5713. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5714. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5715. peer->stats.tx.tx_byte_rate);
  5716. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5717. peer->stats.tx.tx_data_rate);
  5718. DP_PRINT_STATS("Node Rx Stats:");
  5719. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5720. peer->stats.rx.to_stack.num);
  5721. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5722. peer->stats.rx.to_stack.bytes);
  5723. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5724. DP_PRINT_STATS("Ring Id = %d", i);
  5725. DP_PRINT_STATS(" Packets Received = %d",
  5726. peer->stats.rx.rcvd_reo[i].num);
  5727. DP_PRINT_STATS(" Bytes Received = %llu",
  5728. peer->stats.rx.rcvd_reo[i].bytes);
  5729. }
  5730. DP_PRINT_STATS("Multicast Packets Received = %d",
  5731. peer->stats.rx.multicast.num);
  5732. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5733. peer->stats.rx.multicast.bytes);
  5734. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5735. peer->stats.rx.bcast.num);
  5736. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5737. peer->stats.rx.bcast.bytes);
  5738. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5739. peer->stats.rx.intra_bss.pkts.num);
  5740. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5741. peer->stats.rx.intra_bss.pkts.bytes);
  5742. DP_PRINT_STATS("Raw Packets Received = %d",
  5743. peer->stats.rx.raw.num);
  5744. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5745. peer->stats.rx.raw.bytes);
  5746. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5747. peer->stats.rx.err.mic_err);
  5748. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5749. peer->stats.rx.err.decrypt_err);
  5750. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5751. peer->stats.rx.non_ampdu_cnt);
  5752. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5753. peer->stats.rx.ampdu_cnt);
  5754. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5755. peer->stats.rx.non_amsdu_cnt);
  5756. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5757. peer->stats.rx.amsdu_cnt);
  5758. DP_PRINT_STATS("NAWDS : ");
  5759. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5760. peer->stats.rx.nawds_mcast_drop);
  5761. DP_PRINT_STATS("SGI ="
  5762. " 0.8us %d"
  5763. " 0.4us %d"
  5764. " 1.6us %d"
  5765. " 3.2us %d",
  5766. peer->stats.rx.sgi_count[0],
  5767. peer->stats.rx.sgi_count[1],
  5768. peer->stats.rx.sgi_count[2],
  5769. peer->stats.rx.sgi_count[3]);
  5770. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5771. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5772. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5773. DP_PRINT_STATS("Reception Type ="
  5774. " SU %d,"
  5775. " MU_MIMO %d,"
  5776. " MU_OFDMA %d,"
  5777. " MU_OFDMA_MIMO %d",
  5778. peer->stats.rx.reception_type[0],
  5779. peer->stats.rx.reception_type[1],
  5780. peer->stats.rx.reception_type[2],
  5781. peer->stats.rx.reception_type[3]);
  5782. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5783. index = 0;
  5784. for (i = 0; i < SS_COUNT; i++) {
  5785. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5786. " %d", peer->stats.rx.nss[i]);
  5787. }
  5788. DP_PRINT_STATS("NSS(1-8) = %s",
  5789. nss);
  5790. DP_PRINT_STATS("Aggregation:");
  5791. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5792. peer->stats.rx.ampdu_cnt);
  5793. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5794. peer->stats.rx.non_ampdu_cnt);
  5795. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5796. peer->stats.rx.amsdu_cnt);
  5797. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5798. peer->stats.rx.non_amsdu_cnt);
  5799. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5800. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5801. peer->stats.rx.rx_byte_rate);
  5802. DP_PRINT_STATS(" Data received in last sec: %d",
  5803. peer->stats.rx.rx_data_rate);
  5804. }
  5805. /*
  5806. * dp_get_host_peer_stats()- function to print peer stats
  5807. * @pdev_handle: DP_PDEV handle
  5808. * @mac_addr: mac address of the peer
  5809. *
  5810. * Return: void
  5811. */
  5812. static void
  5813. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5814. {
  5815. struct dp_peer *peer;
  5816. uint8_t local_id;
  5817. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5818. &local_id);
  5819. if (!peer) {
  5820. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5821. "%s: Invalid peer\n", __func__);
  5822. return;
  5823. }
  5824. dp_print_peer_stats(peer);
  5825. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5826. }
  5827. /**
  5828. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  5829. * @soc_handle: Soc handle
  5830. *
  5831. * Return: void
  5832. */
  5833. static void
  5834. dp_print_soc_cfg_params(struct dp_soc *soc)
  5835. {
  5836. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5837. uint8_t index = 0, i = 0;
  5838. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  5839. int num_of_int_contexts;
  5840. if (!soc) {
  5841. dp_err("Context is null");
  5842. return;
  5843. }
  5844. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5845. if (!soc_cfg_ctx) {
  5846. dp_err("Context is null");
  5847. return;
  5848. }
  5849. num_of_int_contexts =
  5850. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  5851. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  5852. soc_cfg_ctx->num_int_ctxts);
  5853. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  5854. soc_cfg_ctx->max_clients);
  5855. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  5856. soc_cfg_ctx->max_alloc_size);
  5857. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  5858. soc_cfg_ctx->per_pdev_tx_ring);
  5859. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  5860. soc_cfg_ctx->num_tcl_data_rings);
  5861. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  5862. soc_cfg_ctx->per_pdev_rx_ring);
  5863. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  5864. soc_cfg_ctx->per_pdev_lmac_ring);
  5865. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  5866. soc_cfg_ctx->num_reo_dest_rings);
  5867. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  5868. soc_cfg_ctx->num_tx_desc_pool);
  5869. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  5870. soc_cfg_ctx->num_tx_ext_desc_pool);
  5871. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  5872. soc_cfg_ctx->num_tx_desc);
  5873. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  5874. soc_cfg_ctx->num_tx_ext_desc);
  5875. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  5876. soc_cfg_ctx->htt_packet_type);
  5877. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  5878. soc_cfg_ctx->max_peer_id);
  5879. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  5880. soc_cfg_ctx->tx_ring_size);
  5881. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  5882. soc_cfg_ctx->tx_comp_ring_size);
  5883. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  5884. soc_cfg_ctx->tx_comp_ring_size_nss);
  5885. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  5886. soc_cfg_ctx->int_batch_threshold_tx);
  5887. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  5888. soc_cfg_ctx->int_timer_threshold_tx);
  5889. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  5890. soc_cfg_ctx->int_batch_threshold_rx);
  5891. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  5892. soc_cfg_ctx->int_timer_threshold_rx);
  5893. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  5894. soc_cfg_ctx->int_batch_threshold_other);
  5895. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  5896. soc_cfg_ctx->int_timer_threshold_other);
  5897. for (i = 0; i < num_of_int_contexts; i++) {
  5898. index += qdf_snprint(&ring_mask[index],
  5899. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5900. " %d",
  5901. soc_cfg_ctx->int_tx_ring_mask[i]);
  5902. }
  5903. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  5904. num_of_int_contexts, ring_mask);
  5905. index = 0;
  5906. for (i = 0; i < num_of_int_contexts; i++) {
  5907. index += qdf_snprint(&ring_mask[index],
  5908. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5909. " %d",
  5910. soc_cfg_ctx->int_rx_ring_mask[i]);
  5911. }
  5912. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  5913. num_of_int_contexts, ring_mask);
  5914. index = 0;
  5915. for (i = 0; i < num_of_int_contexts; i++) {
  5916. index += qdf_snprint(&ring_mask[index],
  5917. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5918. " %d",
  5919. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  5920. }
  5921. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  5922. num_of_int_contexts, ring_mask);
  5923. index = 0;
  5924. for (i = 0; i < num_of_int_contexts; i++) {
  5925. index += qdf_snprint(&ring_mask[index],
  5926. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5927. " %d",
  5928. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  5929. }
  5930. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  5931. num_of_int_contexts, ring_mask);
  5932. index = 0;
  5933. for (i = 0; i < num_of_int_contexts; i++) {
  5934. index += qdf_snprint(&ring_mask[index],
  5935. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5936. " %d",
  5937. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  5938. }
  5939. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  5940. num_of_int_contexts, ring_mask);
  5941. index = 0;
  5942. for (i = 0; i < num_of_int_contexts; i++) {
  5943. index += qdf_snprint(&ring_mask[index],
  5944. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5945. " %d",
  5946. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  5947. }
  5948. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  5949. num_of_int_contexts, ring_mask);
  5950. index = 0;
  5951. for (i = 0; i < num_of_int_contexts; i++) {
  5952. index += qdf_snprint(&ring_mask[index],
  5953. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5954. " %d",
  5955. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  5956. }
  5957. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  5958. num_of_int_contexts, ring_mask);
  5959. index = 0;
  5960. for (i = 0; i < num_of_int_contexts; i++) {
  5961. index += qdf_snprint(&ring_mask[index],
  5962. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5963. " %d",
  5964. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  5965. }
  5966. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  5967. num_of_int_contexts, ring_mask);
  5968. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  5969. soc_cfg_ctx->rx_hash);
  5970. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  5971. soc_cfg_ctx->tso_enabled);
  5972. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  5973. soc_cfg_ctx->lro_enabled);
  5974. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  5975. soc_cfg_ctx->sg_enabled);
  5976. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  5977. soc_cfg_ctx->gro_enabled);
  5978. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  5979. soc_cfg_ctx->rawmode_enabled);
  5980. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  5981. soc_cfg_ctx->peer_flow_ctrl_enabled);
  5982. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  5983. soc_cfg_ctx->napi_enabled);
  5984. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  5985. soc_cfg_ctx->tcp_udp_checksumoffload);
  5986. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  5987. soc_cfg_ctx->defrag_timeout_check);
  5988. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  5989. soc_cfg_ctx->rx_defrag_min_timeout);
  5990. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  5991. soc_cfg_ctx->wbm_release_ring);
  5992. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  5993. soc_cfg_ctx->tcl_cmd_ring);
  5994. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  5995. soc_cfg_ctx->tcl_status_ring);
  5996. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  5997. soc_cfg_ctx->reo_reinject_ring);
  5998. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  5999. soc_cfg_ctx->rx_release_ring);
  6000. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6001. soc_cfg_ctx->reo_exception_ring);
  6002. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6003. soc_cfg_ctx->reo_cmd_ring);
  6004. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6005. soc_cfg_ctx->reo_status_ring);
  6006. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6007. soc_cfg_ctx->rxdma_refill_ring);
  6008. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6009. soc_cfg_ctx->rxdma_err_dst_ring);
  6010. }
  6011. /**
  6012. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6013. * @pdev_handle: DP pdev handle
  6014. *
  6015. * Return - void
  6016. */
  6017. static void
  6018. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6019. {
  6020. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6021. if (!pdev) {
  6022. dp_err("Context is null");
  6023. return;
  6024. }
  6025. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6026. if (!pdev_cfg_ctx) {
  6027. dp_err("Context is null");
  6028. return;
  6029. }
  6030. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6031. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6032. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6033. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6034. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6035. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6036. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6037. pdev_cfg_ctx->dma_mon_status_ring_size);
  6038. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6039. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6040. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6041. pdev_cfg_ctx->num_mac_rings);
  6042. }
  6043. /**
  6044. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6045. *
  6046. * Return: None
  6047. */
  6048. static void dp_txrx_stats_help(void)
  6049. {
  6050. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6051. dp_info("stats_option:");
  6052. dp_info(" 1 -- HTT Tx Statistics");
  6053. dp_info(" 2 -- HTT Rx Statistics");
  6054. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6055. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6056. dp_info(" 5 -- HTT Error Statistics");
  6057. dp_info(" 6 -- HTT TQM Statistics");
  6058. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6059. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6060. dp_info(" 9 -- HTT Tx Rate Statistics");
  6061. dp_info(" 10 -- HTT Rx Rate Statistics");
  6062. dp_info(" 11 -- HTT Peer Statistics");
  6063. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6064. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6065. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6066. dp_info(" 15 -- HTT SRNG Statistics");
  6067. dp_info(" 16 -- HTT SFM Info Statistics");
  6068. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6069. dp_info(" 18 -- HTT Peer List Details");
  6070. dp_info(" 20 -- Clear Host Statistics");
  6071. dp_info(" 21 -- Host Rx Rate Statistics");
  6072. dp_info(" 22 -- Host Tx Rate Statistics");
  6073. dp_info(" 23 -- Host Tx Statistics");
  6074. dp_info(" 24 -- Host Rx Statistics");
  6075. dp_info(" 25 -- Host AST Statistics");
  6076. dp_info(" 26 -- Host SRNG PTR Statistics");
  6077. dp_info(" 27 -- Host Mon Statistics");
  6078. dp_info(" 28 -- Host REO Queue Statistics");
  6079. dp_info(" 29 -- Host Soc cfg param Statistics");
  6080. dp_info(" 30 -- Host pdev cfg param Statistics");
  6081. }
  6082. /**
  6083. * dp_print_host_stats()- Function to print the stats aggregated at host
  6084. * @vdev_handle: DP_VDEV handle
  6085. * @type: host stats type
  6086. *
  6087. * Return: 0 on success, print error message in case of failure
  6088. */
  6089. static int
  6090. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6091. struct cdp_txrx_stats_req *req)
  6092. {
  6093. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6094. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6095. enum cdp_host_txrx_stats type =
  6096. dp_stats_mapping_table[req->stats][STATS_HOST];
  6097. dp_aggregate_pdev_stats(pdev);
  6098. switch (type) {
  6099. case TXRX_CLEAR_STATS:
  6100. dp_txrx_host_stats_clr(vdev);
  6101. break;
  6102. case TXRX_RX_RATE_STATS:
  6103. dp_print_rx_rates(vdev);
  6104. break;
  6105. case TXRX_TX_RATE_STATS:
  6106. dp_print_tx_rates(vdev);
  6107. break;
  6108. case TXRX_TX_HOST_STATS:
  6109. dp_print_pdev_tx_stats(pdev);
  6110. dp_print_soc_tx_stats(pdev->soc);
  6111. break;
  6112. case TXRX_RX_HOST_STATS:
  6113. dp_print_pdev_rx_stats(pdev);
  6114. dp_print_soc_rx_stats(pdev->soc);
  6115. break;
  6116. case TXRX_AST_STATS:
  6117. dp_print_ast_stats(pdev->soc);
  6118. dp_print_peer_table(vdev);
  6119. break;
  6120. case TXRX_SRNG_PTR_STATS:
  6121. dp_print_ring_stats(pdev);
  6122. break;
  6123. case TXRX_RX_MON_STATS:
  6124. dp_print_pdev_rx_mon_stats(pdev);
  6125. break;
  6126. case TXRX_REO_QUEUE_STATS:
  6127. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6128. break;
  6129. case TXRX_SOC_CFG_PARAMS:
  6130. dp_print_soc_cfg_params(pdev->soc);
  6131. break;
  6132. case TXRX_PDEV_CFG_PARAMS:
  6133. dp_print_pdev_cfg_params(pdev);
  6134. break;
  6135. default:
  6136. dp_info("Wrong Input For TxRx Host Stats");
  6137. dp_txrx_stats_help();
  6138. break;
  6139. }
  6140. return 0;
  6141. }
  6142. /*
  6143. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6144. * @pdev: DP_PDEV handle
  6145. *
  6146. * Return: void
  6147. */
  6148. static void
  6149. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6150. {
  6151. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6152. int mac_id;
  6153. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6154. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6155. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6156. pdev->pdev_id);
  6157. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6158. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6159. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6160. }
  6161. }
  6162. /*
  6163. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6164. * @pdev: DP_PDEV handle
  6165. *
  6166. * Return: void
  6167. */
  6168. static void
  6169. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6170. {
  6171. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6172. int mac_id;
  6173. htt_tlv_filter.mpdu_start = 1;
  6174. htt_tlv_filter.msdu_start = 0;
  6175. htt_tlv_filter.packet = 0;
  6176. htt_tlv_filter.msdu_end = 0;
  6177. htt_tlv_filter.mpdu_end = 0;
  6178. htt_tlv_filter.attention = 0;
  6179. htt_tlv_filter.ppdu_start = 1;
  6180. htt_tlv_filter.ppdu_end = 1;
  6181. htt_tlv_filter.ppdu_end_user_stats = 1;
  6182. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6183. htt_tlv_filter.ppdu_end_status_done = 1;
  6184. htt_tlv_filter.enable_fp = 1;
  6185. htt_tlv_filter.enable_md = 0;
  6186. if (pdev->neighbour_peers_added &&
  6187. pdev->soc->hw_nac_monitor_support) {
  6188. htt_tlv_filter.enable_md = 1;
  6189. htt_tlv_filter.packet_header = 1;
  6190. }
  6191. if (pdev->mcopy_mode) {
  6192. htt_tlv_filter.packet_header = 1;
  6193. htt_tlv_filter.enable_mo = 1;
  6194. }
  6195. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6196. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6197. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6198. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6199. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6200. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6201. if (pdev->neighbour_peers_added &&
  6202. pdev->soc->hw_nac_monitor_support)
  6203. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6204. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6205. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6206. pdev->pdev_id);
  6207. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6208. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6209. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6210. }
  6211. }
  6212. /*
  6213. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6214. * modes are enabled or not.
  6215. * @dp_pdev: dp pdev handle.
  6216. *
  6217. * Return: bool
  6218. */
  6219. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6220. {
  6221. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6222. !pdev->mcopy_mode)
  6223. return true;
  6224. else
  6225. return false;
  6226. }
  6227. /*
  6228. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6229. *@pdev_handle: DP_PDEV handle.
  6230. *@val: Provided value.
  6231. *
  6232. *Return: void
  6233. */
  6234. static void
  6235. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6236. {
  6237. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6238. switch (val) {
  6239. case CDP_BPR_DISABLE:
  6240. pdev->bpr_enable = CDP_BPR_DISABLE;
  6241. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6242. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6243. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6244. } else if (pdev->enhanced_stats_en &&
  6245. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6246. !pdev->pktlog_ppdu_stats) {
  6247. dp_h2t_cfg_stats_msg_send(pdev,
  6248. DP_PPDU_STATS_CFG_ENH_STATS,
  6249. pdev->pdev_id);
  6250. }
  6251. break;
  6252. case CDP_BPR_ENABLE:
  6253. pdev->bpr_enable = CDP_BPR_ENABLE;
  6254. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6255. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6256. dp_h2t_cfg_stats_msg_send(pdev,
  6257. DP_PPDU_STATS_CFG_BPR,
  6258. pdev->pdev_id);
  6259. } else if (pdev->enhanced_stats_en &&
  6260. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6261. !pdev->pktlog_ppdu_stats) {
  6262. dp_h2t_cfg_stats_msg_send(pdev,
  6263. DP_PPDU_STATS_CFG_BPR_ENH,
  6264. pdev->pdev_id);
  6265. } else if (pdev->pktlog_ppdu_stats) {
  6266. dp_h2t_cfg_stats_msg_send(pdev,
  6267. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6268. pdev->pdev_id);
  6269. }
  6270. break;
  6271. default:
  6272. break;
  6273. }
  6274. }
  6275. /*
  6276. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6277. * @pdev_handle: DP_PDEV handle
  6278. * @val: user provided value
  6279. *
  6280. * Return: void
  6281. */
  6282. static void
  6283. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6284. {
  6285. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6286. switch (val) {
  6287. case 0:
  6288. pdev->tx_sniffer_enable = 0;
  6289. pdev->mcopy_mode = 0;
  6290. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6291. !pdev->bpr_enable) {
  6292. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6293. dp_ppdu_ring_reset(pdev);
  6294. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6295. dp_h2t_cfg_stats_msg_send(pdev,
  6296. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6297. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6298. dp_h2t_cfg_stats_msg_send(pdev,
  6299. DP_PPDU_STATS_CFG_BPR_ENH,
  6300. pdev->pdev_id);
  6301. } else {
  6302. dp_h2t_cfg_stats_msg_send(pdev,
  6303. DP_PPDU_STATS_CFG_BPR,
  6304. pdev->pdev_id);
  6305. }
  6306. break;
  6307. case 1:
  6308. pdev->tx_sniffer_enable = 1;
  6309. pdev->mcopy_mode = 0;
  6310. if (!pdev->pktlog_ppdu_stats)
  6311. dp_h2t_cfg_stats_msg_send(pdev,
  6312. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6313. break;
  6314. case 2:
  6315. pdev->mcopy_mode = 1;
  6316. pdev->tx_sniffer_enable = 0;
  6317. dp_ppdu_ring_cfg(pdev);
  6318. if (!pdev->pktlog_ppdu_stats)
  6319. dp_h2t_cfg_stats_msg_send(pdev,
  6320. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6321. break;
  6322. default:
  6323. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6324. "Invalid value");
  6325. break;
  6326. }
  6327. }
  6328. /*
  6329. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6330. * @pdev_handle: DP_PDEV handle
  6331. *
  6332. * Return: void
  6333. */
  6334. static void
  6335. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6336. {
  6337. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6338. if (pdev->enhanced_stats_en == 0)
  6339. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6340. pdev->enhanced_stats_en = 1;
  6341. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6342. !pdev->monitor_vdev)
  6343. dp_ppdu_ring_cfg(pdev);
  6344. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6345. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6346. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6347. dp_h2t_cfg_stats_msg_send(pdev,
  6348. DP_PPDU_STATS_CFG_BPR_ENH,
  6349. pdev->pdev_id);
  6350. }
  6351. }
  6352. /*
  6353. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6354. * @pdev_handle: DP_PDEV handle
  6355. *
  6356. * Return: void
  6357. */
  6358. static void
  6359. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6360. {
  6361. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6362. if (pdev->enhanced_stats_en == 1)
  6363. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6364. pdev->enhanced_stats_en = 0;
  6365. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6366. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6367. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6368. dp_h2t_cfg_stats_msg_send(pdev,
  6369. DP_PPDU_STATS_CFG_BPR,
  6370. pdev->pdev_id);
  6371. }
  6372. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6373. !pdev->monitor_vdev)
  6374. dp_ppdu_ring_reset(pdev);
  6375. }
  6376. /*
  6377. * dp_get_fw_peer_stats()- function to print peer stats
  6378. * @pdev_handle: DP_PDEV handle
  6379. * @mac_addr: mac address of the peer
  6380. * @cap: Type of htt stats requested
  6381. *
  6382. * Currently Supporting only MAC ID based requests Only
  6383. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6384. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6385. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6386. *
  6387. * Return: void
  6388. */
  6389. static void
  6390. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6391. uint32_t cap)
  6392. {
  6393. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6394. int i;
  6395. uint32_t config_param0 = 0;
  6396. uint32_t config_param1 = 0;
  6397. uint32_t config_param2 = 0;
  6398. uint32_t config_param3 = 0;
  6399. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6400. config_param0 |= (1 << (cap + 1));
  6401. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6402. config_param1 |= (1 << i);
  6403. }
  6404. config_param2 |= (mac_addr[0] & 0x000000ff);
  6405. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6406. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6407. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6408. config_param3 |= (mac_addr[4] & 0x000000ff);
  6409. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6410. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6411. config_param0, config_param1, config_param2,
  6412. config_param3, 0, 0, 0);
  6413. }
  6414. /* This struct definition will be removed from here
  6415. * once it get added in FW headers*/
  6416. struct httstats_cmd_req {
  6417. uint32_t config_param0;
  6418. uint32_t config_param1;
  6419. uint32_t config_param2;
  6420. uint32_t config_param3;
  6421. int cookie;
  6422. u_int8_t stats_id;
  6423. };
  6424. /*
  6425. * dp_get_htt_stats: function to process the httstas request
  6426. * @pdev_handle: DP pdev handle
  6427. * @data: pointer to request data
  6428. * @data_len: length for request data
  6429. *
  6430. * return: void
  6431. */
  6432. static void
  6433. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6434. {
  6435. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6436. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6437. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6438. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6439. req->config_param0, req->config_param1,
  6440. req->config_param2, req->config_param3,
  6441. req->cookie, 0, 0);
  6442. }
  6443. /*
  6444. * dp_set_pdev_param: function to set parameters in pdev
  6445. * @pdev_handle: DP pdev handle
  6446. * @param: parameter type to be set
  6447. * @val: value of parameter to be set
  6448. *
  6449. * return: void
  6450. */
  6451. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6452. enum cdp_pdev_param_type param, uint8_t val)
  6453. {
  6454. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6455. switch (param) {
  6456. case CDP_CONFIG_DEBUG_SNIFFER:
  6457. dp_config_debug_sniffer(pdev_handle, val);
  6458. break;
  6459. case CDP_CONFIG_BPR_ENABLE:
  6460. dp_set_bpr_enable(pdev_handle, val);
  6461. break;
  6462. case CDP_CONFIG_PRIMARY_RADIO:
  6463. pdev->is_primary = val;
  6464. break;
  6465. default:
  6466. break;
  6467. }
  6468. }
  6469. /*
  6470. * dp_get_vdev_param: function to get parameters from vdev
  6471. * @param: parameter type to get value
  6472. *
  6473. * return: void
  6474. */
  6475. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6476. enum cdp_vdev_param_type param)
  6477. {
  6478. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6479. uint32_t val;
  6480. switch (param) {
  6481. case CDP_ENABLE_WDS:
  6482. val = vdev->wds_enabled;
  6483. break;
  6484. case CDP_ENABLE_MEC:
  6485. val = vdev->mec_enabled;
  6486. break;
  6487. case CDP_ENABLE_DA_WAR:
  6488. val = vdev->da_war_enabled;
  6489. break;
  6490. default:
  6491. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6492. "param value %d is wrong\n",
  6493. param);
  6494. val = -1;
  6495. break;
  6496. }
  6497. return val;
  6498. }
  6499. /*
  6500. * dp_set_vdev_param: function to set parameters in vdev
  6501. * @param: parameter type to be set
  6502. * @val: value of parameter to be set
  6503. *
  6504. * return: void
  6505. */
  6506. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6507. enum cdp_vdev_param_type param, uint32_t val)
  6508. {
  6509. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6510. switch (param) {
  6511. case CDP_ENABLE_WDS:
  6512. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6513. "wds_enable %d for vdev(%p) id(%d)\n",
  6514. val, vdev, vdev->vdev_id);
  6515. vdev->wds_enabled = val;
  6516. break;
  6517. case CDP_ENABLE_MEC:
  6518. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6519. "mec_enable %d for vdev(%p) id(%d)\n",
  6520. val, vdev, vdev->vdev_id);
  6521. vdev->mec_enabled = val;
  6522. break;
  6523. case CDP_ENABLE_DA_WAR:
  6524. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6525. "da_war_enable %d for vdev(%p) id(%d)\n",
  6526. val, vdev, vdev->vdev_id);
  6527. vdev->da_war_enabled = val;
  6528. break;
  6529. case CDP_ENABLE_NAWDS:
  6530. vdev->nawds_enabled = val;
  6531. break;
  6532. case CDP_ENABLE_MCAST_EN:
  6533. vdev->mcast_enhancement_en = val;
  6534. break;
  6535. case CDP_ENABLE_PROXYSTA:
  6536. vdev->proxysta_vdev = val;
  6537. break;
  6538. case CDP_UPDATE_TDLS_FLAGS:
  6539. vdev->tdls_link_connected = val;
  6540. break;
  6541. case CDP_CFG_WDS_AGING_TIMER:
  6542. if (val == 0)
  6543. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6544. else if (val != vdev->wds_aging_timer_val)
  6545. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6546. vdev->wds_aging_timer_val = val;
  6547. break;
  6548. case CDP_ENABLE_AP_BRIDGE:
  6549. if (wlan_op_mode_sta != vdev->opmode)
  6550. vdev->ap_bridge_enabled = val;
  6551. else
  6552. vdev->ap_bridge_enabled = false;
  6553. break;
  6554. case CDP_ENABLE_CIPHER:
  6555. vdev->sec_type = val;
  6556. break;
  6557. case CDP_ENABLE_QWRAP_ISOLATION:
  6558. vdev->isolation_vdev = val;
  6559. break;
  6560. default:
  6561. break;
  6562. }
  6563. dp_tx_vdev_update_search_flags(vdev);
  6564. }
  6565. /**
  6566. * dp_peer_set_nawds: set nawds bit in peer
  6567. * @peer_handle: pointer to peer
  6568. * @value: enable/disable nawds
  6569. *
  6570. * return: void
  6571. */
  6572. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6573. {
  6574. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6575. peer->nawds_enabled = value;
  6576. }
  6577. /*
  6578. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6579. * @vdev_handle: DP_VDEV handle
  6580. * @map_id:ID of map that needs to be updated
  6581. *
  6582. * Return: void
  6583. */
  6584. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6585. uint8_t map_id)
  6586. {
  6587. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6588. vdev->dscp_tid_map_id = map_id;
  6589. return;
  6590. }
  6591. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6592. * @peer_handle: DP pdev handle
  6593. *
  6594. * return : cdp_pdev_stats pointer
  6595. */
  6596. static struct cdp_pdev_stats*
  6597. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6598. {
  6599. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6600. dp_aggregate_pdev_stats(pdev);
  6601. return &pdev->stats;
  6602. }
  6603. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6604. * @peer_handle: DP_PEER handle
  6605. *
  6606. * return : cdp_peer_stats pointer
  6607. */
  6608. static struct cdp_peer_stats*
  6609. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6610. {
  6611. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6612. qdf_assert(peer);
  6613. return &peer->stats;
  6614. }
  6615. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6616. * @peer_handle: DP_PEER handle
  6617. *
  6618. * return : void
  6619. */
  6620. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6621. {
  6622. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6623. qdf_assert(peer);
  6624. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6625. }
  6626. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6627. * @vdev_handle: DP_VDEV handle
  6628. * @buf: buffer for vdev stats
  6629. *
  6630. * return : int
  6631. */
  6632. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6633. bool is_aggregate)
  6634. {
  6635. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6636. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6637. if (is_aggregate)
  6638. dp_aggregate_vdev_stats(vdev, buf);
  6639. else
  6640. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6641. return 0;
  6642. }
  6643. /*
  6644. * dp_get_total_per(): get total per
  6645. * @pdev_handle: DP_PDEV handle
  6646. *
  6647. * Return: % error rate using retries per packet and success packets
  6648. */
  6649. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6650. {
  6651. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6652. dp_aggregate_pdev_stats(pdev);
  6653. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6654. return 0;
  6655. return ((pdev->stats.tx.retries * 100) /
  6656. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6657. }
  6658. /*
  6659. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6660. * @pdev_handle: DP_PDEV handle
  6661. * @buf: to hold pdev_stats
  6662. *
  6663. * Return: int
  6664. */
  6665. static int
  6666. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6667. {
  6668. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6669. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6670. struct cdp_txrx_stats_req req = {0,};
  6671. dp_aggregate_pdev_stats(pdev);
  6672. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6673. req.cookie_val = 1;
  6674. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6675. req.param1, req.param2, req.param3, 0,
  6676. req.cookie_val, 0);
  6677. msleep(DP_MAX_SLEEP_TIME);
  6678. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6679. req.cookie_val = 1;
  6680. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6681. req.param1, req.param2, req.param3, 0,
  6682. req.cookie_val, 0);
  6683. msleep(DP_MAX_SLEEP_TIME);
  6684. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6685. return TXRX_STATS_LEVEL;
  6686. }
  6687. /**
  6688. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6689. * @pdev: DP_PDEV handle
  6690. * @map_id: ID of map that needs to be updated
  6691. * @tos: index value in map
  6692. * @tid: tid value passed by the user
  6693. *
  6694. * Return: void
  6695. */
  6696. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6697. uint8_t map_id, uint8_t tos, uint8_t tid)
  6698. {
  6699. uint8_t dscp;
  6700. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6701. struct dp_soc *soc = pdev->soc;
  6702. if (!soc)
  6703. return;
  6704. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6705. pdev->dscp_tid_map[map_id][dscp] = tid;
  6706. if (map_id < soc->num_hw_dscp_tid_map)
  6707. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6708. map_id, dscp);
  6709. return;
  6710. }
  6711. /**
  6712. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  6713. * @pdev_handle: pdev handle
  6714. * @val: hmmc-dscp flag value
  6715. *
  6716. * Return: void
  6717. */
  6718. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  6719. bool val)
  6720. {
  6721. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6722. pdev->hmmc_tid_override_en = val;
  6723. }
  6724. /**
  6725. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  6726. * @pdev_handle: pdev handle
  6727. * @tid: tid value
  6728. *
  6729. * Return: void
  6730. */
  6731. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  6732. uint8_t tid)
  6733. {
  6734. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6735. pdev->hmmc_tid = tid;
  6736. }
  6737. /**
  6738. * dp_fw_stats_process(): Process TxRX FW stats request
  6739. * @vdev_handle: DP VDEV handle
  6740. * @req: stats request
  6741. *
  6742. * return: int
  6743. */
  6744. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6745. struct cdp_txrx_stats_req *req)
  6746. {
  6747. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6748. struct dp_pdev *pdev = NULL;
  6749. uint32_t stats = req->stats;
  6750. uint8_t mac_id = req->mac_id;
  6751. if (!vdev) {
  6752. DP_TRACE(NONE, "VDEV not found");
  6753. return 1;
  6754. }
  6755. pdev = vdev->pdev;
  6756. /*
  6757. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6758. * from param0 to param3 according to below rule:
  6759. *
  6760. * PARAM:
  6761. * - config_param0 : start_offset (stats type)
  6762. * - config_param1 : stats bmask from start offset
  6763. * - config_param2 : stats bmask from start offset + 32
  6764. * - config_param3 : stats bmask from start offset + 64
  6765. */
  6766. if (req->stats == CDP_TXRX_STATS_0) {
  6767. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6768. req->param1 = 0xFFFFFFFF;
  6769. req->param2 = 0xFFFFFFFF;
  6770. req->param3 = 0xFFFFFFFF;
  6771. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  6772. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  6773. }
  6774. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6775. req->param1, req->param2, req->param3,
  6776. 0, 0, mac_id);
  6777. }
  6778. /**
  6779. * dp_txrx_stats_request - function to map to firmware and host stats
  6780. * @vdev: virtual handle
  6781. * @req: stats request
  6782. *
  6783. * Return: QDF_STATUS
  6784. */
  6785. static
  6786. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6787. struct cdp_txrx_stats_req *req)
  6788. {
  6789. int host_stats;
  6790. int fw_stats;
  6791. enum cdp_stats stats;
  6792. int num_stats;
  6793. if (!vdev || !req) {
  6794. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6795. "Invalid vdev/req instance");
  6796. return QDF_STATUS_E_INVAL;
  6797. }
  6798. stats = req->stats;
  6799. if (stats >= CDP_TXRX_MAX_STATS)
  6800. return QDF_STATUS_E_INVAL;
  6801. /*
  6802. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6803. * has to be updated if new FW HTT stats added
  6804. */
  6805. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6806. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6807. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6808. if (stats >= num_stats) {
  6809. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6810. "%s: Invalid stats option: %d", __func__, stats);
  6811. return QDF_STATUS_E_INVAL;
  6812. }
  6813. req->stats = stats;
  6814. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6815. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6816. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6817. "stats: %u fw_stats_type: %d host_stats: %d",
  6818. stats, fw_stats, host_stats);
  6819. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6820. /* update request with FW stats type */
  6821. req->stats = fw_stats;
  6822. return dp_fw_stats_process(vdev, req);
  6823. }
  6824. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6825. (host_stats <= TXRX_HOST_STATS_MAX))
  6826. return dp_print_host_stats(vdev, req);
  6827. else
  6828. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6829. "Wrong Input for TxRx Stats");
  6830. return QDF_STATUS_SUCCESS;
  6831. }
  6832. /*
  6833. * dp_print_napi_stats(): NAPI stats
  6834. * @soc - soc handle
  6835. */
  6836. static void dp_print_napi_stats(struct dp_soc *soc)
  6837. {
  6838. hif_print_napi_stats(soc->hif_handle);
  6839. }
  6840. /*
  6841. * dp_print_per_ring_stats(): Packet count per ring
  6842. * @soc - soc handle
  6843. */
  6844. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6845. {
  6846. uint8_t ring;
  6847. uint16_t core;
  6848. uint64_t total_packets;
  6849. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6850. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6851. total_packets = 0;
  6852. DP_TRACE_STATS(INFO_HIGH,
  6853. "Packets on ring %u:", ring);
  6854. for (core = 0; core < NR_CPUS; core++) {
  6855. DP_TRACE_STATS(INFO_HIGH,
  6856. "Packets arriving on core %u: %llu",
  6857. core,
  6858. soc->stats.rx.ring_packets[core][ring]);
  6859. total_packets += soc->stats.rx.ring_packets[core][ring];
  6860. }
  6861. DP_TRACE_STATS(INFO_HIGH,
  6862. "Total packets on ring %u: %llu",
  6863. ring, total_packets);
  6864. }
  6865. }
  6866. /*
  6867. * dp_txrx_path_stats() - Function to display dump stats
  6868. * @soc - soc handle
  6869. *
  6870. * return: none
  6871. */
  6872. static void dp_txrx_path_stats(struct dp_soc *soc)
  6873. {
  6874. uint8_t error_code;
  6875. uint8_t loop_pdev;
  6876. struct dp_pdev *pdev;
  6877. uint8_t i;
  6878. if (!soc) {
  6879. DP_TRACE(ERROR, "%s: Invalid access",
  6880. __func__);
  6881. return;
  6882. }
  6883. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6884. pdev = soc->pdev_list[loop_pdev];
  6885. dp_aggregate_pdev_stats(pdev);
  6886. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6887. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6888. pdev->stats.tx_i.rcvd.num,
  6889. pdev->stats.tx_i.rcvd.bytes);
  6890. DP_TRACE_STATS(INFO_HIGH,
  6891. "processed from host: %u msdus (%llu bytes)",
  6892. pdev->stats.tx_i.processed.num,
  6893. pdev->stats.tx_i.processed.bytes);
  6894. DP_TRACE_STATS(INFO_HIGH,
  6895. "successfully transmitted: %u msdus (%llu bytes)",
  6896. pdev->stats.tx.tx_success.num,
  6897. pdev->stats.tx.tx_success.bytes);
  6898. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6899. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6900. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6901. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6902. pdev->stats.tx_i.dropped.desc_na.num);
  6903. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6904. pdev->stats.tx_i.dropped.ring_full);
  6905. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6906. pdev->stats.tx_i.dropped.enqueue_fail);
  6907. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6908. pdev->stats.tx_i.dropped.dma_error);
  6909. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6910. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6911. pdev->stats.tx.tx_failed);
  6912. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6913. pdev->stats.tx.dropped.age_out);
  6914. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  6915. pdev->stats.tx.dropped.fw_rem.num);
  6916. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  6917. pdev->stats.tx.dropped.fw_rem.bytes);
  6918. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6919. pdev->stats.tx.dropped.fw_rem_tx);
  6920. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6921. pdev->stats.tx.dropped.fw_rem_notx);
  6922. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6923. pdev->soc->stats.tx.tx_invalid_peer.num);
  6924. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6925. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6926. pdev->stats.tx_comp_histogram.pkts_1);
  6927. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6928. pdev->stats.tx_comp_histogram.pkts_2_20);
  6929. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6930. pdev->stats.tx_comp_histogram.pkts_21_40);
  6931. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6932. pdev->stats.tx_comp_histogram.pkts_41_60);
  6933. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6934. pdev->stats.tx_comp_histogram.pkts_61_80);
  6935. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6936. pdev->stats.tx_comp_histogram.pkts_81_100);
  6937. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6938. pdev->stats.tx_comp_histogram.pkts_101_200);
  6939. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6940. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6941. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6942. DP_TRACE_STATS(INFO_HIGH,
  6943. "delivered %u msdus ( %llu bytes),",
  6944. pdev->stats.rx.to_stack.num,
  6945. pdev->stats.rx.to_stack.bytes);
  6946. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6947. DP_TRACE_STATS(INFO_HIGH,
  6948. "received on reo[%d] %u msdus( %llu bytes),",
  6949. i, pdev->stats.rx.rcvd_reo[i].num,
  6950. pdev->stats.rx.rcvd_reo[i].bytes);
  6951. DP_TRACE_STATS(INFO_HIGH,
  6952. "intra-bss packets %u msdus ( %llu bytes),",
  6953. pdev->stats.rx.intra_bss.pkts.num,
  6954. pdev->stats.rx.intra_bss.pkts.bytes);
  6955. DP_TRACE_STATS(INFO_HIGH,
  6956. "intra-bss fails %u msdus ( %llu bytes),",
  6957. pdev->stats.rx.intra_bss.fail.num,
  6958. pdev->stats.rx.intra_bss.fail.bytes);
  6959. DP_TRACE_STATS(INFO_HIGH,
  6960. "raw packets %u msdus ( %llu bytes),",
  6961. pdev->stats.rx.raw.num,
  6962. pdev->stats.rx.raw.bytes);
  6963. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6964. pdev->stats.rx.err.mic_err);
  6965. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6966. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6967. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6968. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6969. pdev->soc->stats.rx.err.invalid_rbm);
  6970. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6971. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6972. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6973. error_code++) {
  6974. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6975. continue;
  6976. DP_TRACE_STATS(INFO_HIGH,
  6977. "Reo error number (%u): %u msdus",
  6978. error_code,
  6979. pdev->soc->stats.rx.err
  6980. .reo_error[error_code]);
  6981. }
  6982. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6983. error_code++) {
  6984. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6985. continue;
  6986. DP_TRACE_STATS(INFO_HIGH,
  6987. "Rxdma error number (%u): %u msdus",
  6988. error_code,
  6989. pdev->soc->stats.rx.err
  6990. .rxdma_error[error_code]);
  6991. }
  6992. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6993. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6994. pdev->stats.rx_ind_histogram.pkts_1);
  6995. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6996. pdev->stats.rx_ind_histogram.pkts_2_20);
  6997. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6998. pdev->stats.rx_ind_histogram.pkts_21_40);
  6999. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7000. pdev->stats.rx_ind_histogram.pkts_41_60);
  7001. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7002. pdev->stats.rx_ind_histogram.pkts_61_80);
  7003. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7004. pdev->stats.rx_ind_histogram.pkts_81_100);
  7005. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7006. pdev->stats.rx_ind_histogram.pkts_101_200);
  7007. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7008. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7009. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7010. __func__,
  7011. pdev->soc->wlan_cfg_ctx
  7012. ->tso_enabled,
  7013. pdev->soc->wlan_cfg_ctx
  7014. ->lro_enabled,
  7015. pdev->soc->wlan_cfg_ctx
  7016. ->rx_hash,
  7017. pdev->soc->wlan_cfg_ctx
  7018. ->napi_enabled);
  7019. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7020. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7021. __func__,
  7022. pdev->soc->wlan_cfg_ctx
  7023. ->tx_flow_stop_queue_threshold,
  7024. pdev->soc->wlan_cfg_ctx
  7025. ->tx_flow_start_queue_offset);
  7026. #endif
  7027. }
  7028. }
  7029. /*
  7030. * dp_txrx_dump_stats() - Dump statistics
  7031. * @value - Statistics option
  7032. */
  7033. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7034. enum qdf_stats_verbosity_level level)
  7035. {
  7036. struct dp_soc *soc =
  7037. (struct dp_soc *)psoc;
  7038. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7039. if (!soc) {
  7040. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7041. "%s: soc is NULL", __func__);
  7042. return QDF_STATUS_E_INVAL;
  7043. }
  7044. switch (value) {
  7045. case CDP_TXRX_PATH_STATS:
  7046. dp_txrx_path_stats(soc);
  7047. break;
  7048. case CDP_RX_RING_STATS:
  7049. dp_print_per_ring_stats(soc);
  7050. break;
  7051. case CDP_TXRX_TSO_STATS:
  7052. /* TODO: NOT IMPLEMENTED */
  7053. break;
  7054. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7055. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7056. break;
  7057. case CDP_DP_NAPI_STATS:
  7058. dp_print_napi_stats(soc);
  7059. break;
  7060. case CDP_TXRX_DESC_STATS:
  7061. /* TODO: NOT IMPLEMENTED */
  7062. break;
  7063. default:
  7064. status = QDF_STATUS_E_INVAL;
  7065. break;
  7066. }
  7067. return status;
  7068. }
  7069. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7070. /**
  7071. * dp_update_flow_control_parameters() - API to store datapath
  7072. * config parameters
  7073. * @soc: soc handle
  7074. * @cfg: ini parameter handle
  7075. *
  7076. * Return: void
  7077. */
  7078. static inline
  7079. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7080. struct cdp_config_params *params)
  7081. {
  7082. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7083. params->tx_flow_stop_queue_threshold;
  7084. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7085. params->tx_flow_start_queue_offset;
  7086. }
  7087. #else
  7088. static inline
  7089. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7090. struct cdp_config_params *params)
  7091. {
  7092. }
  7093. #endif
  7094. /**
  7095. * dp_update_config_parameters() - API to store datapath
  7096. * config parameters
  7097. * @soc: soc handle
  7098. * @cfg: ini parameter handle
  7099. *
  7100. * Return: status
  7101. */
  7102. static
  7103. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7104. struct cdp_config_params *params)
  7105. {
  7106. struct dp_soc *soc = (struct dp_soc *)psoc;
  7107. if (!(soc)) {
  7108. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7109. "%s: Invalid handle", __func__);
  7110. return QDF_STATUS_E_INVAL;
  7111. }
  7112. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7113. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7114. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7115. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7116. params->tcp_udp_checksumoffload;
  7117. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7118. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7119. dp_update_flow_control_parameters(soc, params);
  7120. return QDF_STATUS_SUCCESS;
  7121. }
  7122. /**
  7123. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7124. * config parameters
  7125. * @vdev_handle - datapath vdev handle
  7126. * @cfg: ini parameter handle
  7127. *
  7128. * Return: status
  7129. */
  7130. #ifdef WDS_VENDOR_EXTENSION
  7131. void
  7132. dp_txrx_set_wds_rx_policy(
  7133. struct cdp_vdev *vdev_handle,
  7134. u_int32_t val)
  7135. {
  7136. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7137. struct dp_peer *peer;
  7138. if (vdev->opmode == wlan_op_mode_ap) {
  7139. /* for ap, set it on bss_peer */
  7140. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7141. if (peer->bss_peer) {
  7142. peer->wds_ecm.wds_rx_filter = 1;
  7143. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7144. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7145. break;
  7146. }
  7147. }
  7148. } else if (vdev->opmode == wlan_op_mode_sta) {
  7149. peer = TAILQ_FIRST(&vdev->peer_list);
  7150. peer->wds_ecm.wds_rx_filter = 1;
  7151. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7152. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7153. }
  7154. }
  7155. /**
  7156. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7157. *
  7158. * @peer_handle - datapath peer handle
  7159. * @wds_tx_ucast: policy for unicast transmission
  7160. * @wds_tx_mcast: policy for multicast transmission
  7161. *
  7162. * Return: void
  7163. */
  7164. void
  7165. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7166. int wds_tx_ucast, int wds_tx_mcast)
  7167. {
  7168. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7169. if (wds_tx_ucast || wds_tx_mcast) {
  7170. peer->wds_enabled = 1;
  7171. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7172. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7173. } else {
  7174. peer->wds_enabled = 0;
  7175. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7176. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7177. }
  7178. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7179. FL("Policy Update set to :\
  7180. peer->wds_enabled %d\
  7181. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7182. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7183. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7184. peer->wds_ecm.wds_tx_mcast_4addr);
  7185. return;
  7186. }
  7187. #endif
  7188. static struct cdp_wds_ops dp_ops_wds = {
  7189. .vdev_set_wds = dp_vdev_set_wds,
  7190. #ifdef WDS_VENDOR_EXTENSION
  7191. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7192. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7193. #endif
  7194. };
  7195. /*
  7196. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7197. * @vdev_handle - datapath vdev handle
  7198. * @callback - callback function
  7199. * @ctxt: callback context
  7200. *
  7201. */
  7202. static void
  7203. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7204. ol_txrx_data_tx_cb callback, void *ctxt)
  7205. {
  7206. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7207. vdev->tx_non_std_data_callback.func = callback;
  7208. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7209. }
  7210. /**
  7211. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7212. * @pdev_hdl: datapath pdev handle
  7213. *
  7214. * Return: opaque pointer to dp txrx handle
  7215. */
  7216. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7217. {
  7218. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7219. return pdev->dp_txrx_handle;
  7220. }
  7221. /**
  7222. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7223. * @pdev_hdl: datapath pdev handle
  7224. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7225. *
  7226. * Return: void
  7227. */
  7228. static void
  7229. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7230. {
  7231. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7232. pdev->dp_txrx_handle = dp_txrx_hdl;
  7233. }
  7234. /**
  7235. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7236. * @soc_handle: datapath soc handle
  7237. *
  7238. * Return: opaque pointer to external dp (non-core DP)
  7239. */
  7240. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7241. {
  7242. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7243. return soc->external_txrx_handle;
  7244. }
  7245. /**
  7246. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7247. * @soc_handle: datapath soc handle
  7248. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7249. *
  7250. * Return: void
  7251. */
  7252. static void
  7253. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7254. {
  7255. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7256. soc->external_txrx_handle = txrx_handle;
  7257. }
  7258. /**
  7259. * dp_get_cfg_capabilities() - get dp capabilities
  7260. * @soc_handle: datapath soc handle
  7261. * @dp_caps: enum for dp capabilities
  7262. *
  7263. * Return: bool to determine if dp caps is enabled
  7264. */
  7265. static bool
  7266. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7267. enum cdp_capabilities dp_caps)
  7268. {
  7269. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7270. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7271. }
  7272. #ifdef FEATURE_AST
  7273. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7274. {
  7275. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7276. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7277. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7278. /*
  7279. * For BSS peer, new peer is not created on alloc_node if the
  7280. * peer with same address already exists , instead refcnt is
  7281. * increased for existing peer. Correspondingly in delete path,
  7282. * only refcnt is decreased; and peer is only deleted , when all
  7283. * references are deleted. So delete_in_progress should not be set
  7284. * for bss_peer, unless only 2 reference remains (peer map reference
  7285. * and peer hash table reference).
  7286. */
  7287. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7288. return;
  7289. }
  7290. peer->delete_in_progress = true;
  7291. dp_peer_delete_ast_entries(soc, peer);
  7292. }
  7293. #endif
  7294. #ifdef ATH_SUPPORT_NAC_RSSI
  7295. /**
  7296. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7297. * @vdev_hdl: DP vdev handle
  7298. * @rssi: rssi value
  7299. *
  7300. * Return: 0 for success. nonzero for failure.
  7301. */
  7302. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7303. char *mac_addr,
  7304. uint8_t *rssi)
  7305. {
  7306. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7307. struct dp_pdev *pdev = vdev->pdev;
  7308. struct dp_neighbour_peer *peer = NULL;
  7309. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7310. *rssi = 0;
  7311. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7312. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7313. neighbour_peer_list_elem) {
  7314. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7315. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7316. *rssi = peer->rssi;
  7317. status = QDF_STATUS_SUCCESS;
  7318. break;
  7319. }
  7320. }
  7321. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7322. return status;
  7323. }
  7324. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7325. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7326. uint8_t chan_num)
  7327. {
  7328. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7329. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7330. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7331. pdev->nac_rssi_filtering = 1;
  7332. /* Store address of NAC (neighbour peer) which will be checked
  7333. * against TA of received packets.
  7334. */
  7335. if (cmd == CDP_NAC_PARAM_ADD) {
  7336. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7337. client_macaddr);
  7338. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7339. dp_update_filter_neighbour_peers(vdev_handle,
  7340. DP_NAC_PARAM_DEL,
  7341. client_macaddr);
  7342. }
  7343. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7344. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7345. ((void *)vdev->pdev->ctrl_pdev,
  7346. vdev->vdev_id, cmd, bssid);
  7347. return QDF_STATUS_SUCCESS;
  7348. }
  7349. #endif
  7350. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7351. uint32_t max_peers,
  7352. bool peer_map_unmap_v2)
  7353. {
  7354. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7355. soc->max_peers = max_peers;
  7356. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7357. if (dp_peer_find_attach(soc))
  7358. return QDF_STATUS_E_FAILURE;
  7359. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7360. return QDF_STATUS_SUCCESS;
  7361. }
  7362. /**
  7363. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7364. * @dp_pdev: dp pdev handle
  7365. * @ctrl_pdev: UMAC ctrl pdev handle
  7366. *
  7367. * Return: void
  7368. */
  7369. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7370. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7371. {
  7372. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7373. pdev->ctrl_pdev = ctrl_pdev;
  7374. }
  7375. /*
  7376. * dp_get_cfg() - get dp cfg
  7377. * @soc: cdp soc handle
  7378. * @cfg: cfg enum
  7379. *
  7380. * Return: cfg value
  7381. */
  7382. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7383. {
  7384. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7385. uint32_t value = 0;
  7386. switch (cfg) {
  7387. case cfg_dp_enable_data_stall:
  7388. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7389. break;
  7390. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7391. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7392. break;
  7393. case cfg_dp_tso_enable:
  7394. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7395. break;
  7396. case cfg_dp_lro_enable:
  7397. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7398. break;
  7399. case cfg_dp_gro_enable:
  7400. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7401. break;
  7402. case cfg_dp_tx_flow_start_queue_offset:
  7403. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7404. break;
  7405. case cfg_dp_tx_flow_stop_queue_threshold:
  7406. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7407. break;
  7408. case cfg_dp_disable_intra_bss_fwd:
  7409. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7410. break;
  7411. default:
  7412. value = 0;
  7413. }
  7414. return value;
  7415. }
  7416. static struct cdp_cmn_ops dp_ops_cmn = {
  7417. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7418. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7419. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7420. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7421. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7422. .txrx_peer_create = dp_peer_create_wifi3,
  7423. .txrx_peer_setup = dp_peer_setup_wifi3,
  7424. #ifdef FEATURE_AST
  7425. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7426. #else
  7427. .txrx_peer_teardown = NULL,
  7428. #endif
  7429. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7430. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7431. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7432. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7433. .txrx_peer_ast_hash_find_by_pdevid =
  7434. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7435. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7436. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7437. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7438. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7439. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7440. .txrx_peer_ast_get_nexthop_peer_id =
  7441. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7442. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7443. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7444. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7445. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7446. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7447. #endif
  7448. .txrx_peer_delete = dp_peer_delete_wifi3,
  7449. .txrx_vdev_register = dp_vdev_register_wifi3,
  7450. .txrx_soc_detach = dp_soc_detach_wifi3,
  7451. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7452. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7453. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7454. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7455. .txrx_ath_getstats = dp_get_device_stats,
  7456. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7457. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7458. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7459. .delba_process = dp_delba_process_wifi3,
  7460. .set_addba_response = dp_set_addba_response,
  7461. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7462. .flush_cache_rx_queue = NULL,
  7463. /* TODO: get API's for dscp-tid need to be added*/
  7464. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7465. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7466. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7467. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7468. .txrx_get_total_per = dp_get_total_per,
  7469. .txrx_stats_request = dp_txrx_stats_request,
  7470. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7471. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7472. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7473. .txrx_set_nac = dp_set_nac,
  7474. .txrx_get_tx_pending = dp_get_tx_pending,
  7475. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7476. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7477. .display_stats = dp_txrx_dump_stats,
  7478. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7479. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7480. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7481. .txrx_intr_detach = dp_soc_interrupt_detach,
  7482. .set_pn_check = dp_set_pn_check_wifi3,
  7483. .update_config_parameters = dp_update_config_parameters,
  7484. /* TODO: Add other functions */
  7485. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7486. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7487. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7488. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7489. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7490. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7491. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7492. .tx_send = dp_tx_send,
  7493. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7494. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7495. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7496. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7497. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7498. .txrx_get_os_rx_handles_from_vdev =
  7499. dp_get_os_rx_handles_from_vdev_wifi3,
  7500. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7501. .get_dp_capabilities = dp_get_cfg_capabilities,
  7502. .txrx_get_cfg = dp_get_cfg,
  7503. };
  7504. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7505. .txrx_peer_authorize = dp_peer_authorize,
  7506. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7507. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7508. #ifdef MESH_MODE_SUPPORT
  7509. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7510. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7511. #endif
  7512. .txrx_set_vdev_param = dp_set_vdev_param,
  7513. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7514. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7515. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7516. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7517. .txrx_update_filter_neighbour_peers =
  7518. dp_update_filter_neighbour_peers,
  7519. .txrx_get_sec_type = dp_get_sec_type,
  7520. /* TODO: Add other functions */
  7521. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7522. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7523. #ifdef WDI_EVENT_ENABLE
  7524. .txrx_get_pldev = dp_get_pldev,
  7525. #endif
  7526. .txrx_set_pdev_param = dp_set_pdev_param,
  7527. #ifdef ATH_SUPPORT_NAC_RSSI
  7528. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7529. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7530. #endif
  7531. .set_key = dp_set_michael_key,
  7532. .txrx_get_vdev_param = dp_get_vdev_param,
  7533. };
  7534. static struct cdp_me_ops dp_ops_me = {
  7535. #ifdef ATH_SUPPORT_IQUE
  7536. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7537. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7538. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7539. #endif
  7540. .tx_me_find_ast_entry = NULL,
  7541. };
  7542. static struct cdp_mon_ops dp_ops_mon = {
  7543. .txrx_monitor_set_filter_ucast_data = NULL,
  7544. .txrx_monitor_set_filter_mcast_data = NULL,
  7545. .txrx_monitor_set_filter_non_data = NULL,
  7546. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7547. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7548. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7549. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7550. /* Added support for HK advance filter */
  7551. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7552. };
  7553. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7554. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7555. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7556. .get_htt_stats = dp_get_htt_stats,
  7557. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7558. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7559. .txrx_stats_publish = dp_txrx_stats_publish,
  7560. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7561. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7562. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7563. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7564. /* TODO */
  7565. };
  7566. static struct cdp_raw_ops dp_ops_raw = {
  7567. /* TODO */
  7568. };
  7569. #ifdef CONFIG_WIN
  7570. static struct cdp_pflow_ops dp_ops_pflow = {
  7571. /* TODO */
  7572. };
  7573. #endif /* CONFIG_WIN */
  7574. #ifdef FEATURE_RUNTIME_PM
  7575. /**
  7576. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7577. * @opaque_pdev: DP pdev context
  7578. *
  7579. * DP is ready to runtime suspend if there are no pending TX packets.
  7580. *
  7581. * Return: QDF_STATUS
  7582. */
  7583. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7584. {
  7585. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7586. struct dp_soc *soc = pdev->soc;
  7587. /* Abort if there are any pending TX packets */
  7588. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7589. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7590. FL("Abort suspend due to pending TX packets"));
  7591. return QDF_STATUS_E_AGAIN;
  7592. }
  7593. if (soc->intr_mode == DP_INTR_POLL)
  7594. qdf_timer_stop(&soc->int_timer);
  7595. return QDF_STATUS_SUCCESS;
  7596. }
  7597. /**
  7598. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7599. * @opaque_pdev: DP pdev context
  7600. *
  7601. * Resume DP for runtime PM.
  7602. *
  7603. * Return: QDF_STATUS
  7604. */
  7605. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7606. {
  7607. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7608. struct dp_soc *soc = pdev->soc;
  7609. void *hal_srng;
  7610. int i;
  7611. if (soc->intr_mode == DP_INTR_POLL)
  7612. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7613. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7614. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7615. if (hal_srng) {
  7616. /* We actually only need to acquire the lock */
  7617. hal_srng_access_start(soc->hal_soc, hal_srng);
  7618. /* Update SRC ring head pointer for HW to send
  7619. all pending packets */
  7620. hal_srng_access_end(soc->hal_soc, hal_srng);
  7621. }
  7622. }
  7623. return QDF_STATUS_SUCCESS;
  7624. }
  7625. #endif /* FEATURE_RUNTIME_PM */
  7626. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7627. {
  7628. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7629. struct dp_soc *soc = pdev->soc;
  7630. if (soc->intr_mode == DP_INTR_POLL)
  7631. qdf_timer_stop(&soc->int_timer);
  7632. return QDF_STATUS_SUCCESS;
  7633. }
  7634. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7635. {
  7636. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7637. struct dp_soc *soc = pdev->soc;
  7638. if (soc->intr_mode == DP_INTR_POLL)
  7639. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7640. return QDF_STATUS_SUCCESS;
  7641. }
  7642. #ifndef CONFIG_WIN
  7643. static struct cdp_misc_ops dp_ops_misc = {
  7644. .tx_non_std = dp_tx_non_std,
  7645. .get_opmode = dp_get_opmode,
  7646. #ifdef FEATURE_RUNTIME_PM
  7647. .runtime_suspend = dp_runtime_suspend,
  7648. .runtime_resume = dp_runtime_resume,
  7649. #endif /* FEATURE_RUNTIME_PM */
  7650. .pkt_log_init = dp_pkt_log_init,
  7651. .pkt_log_con_service = dp_pkt_log_con_service,
  7652. };
  7653. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7654. /* WIFI 3.0 DP implement as required. */
  7655. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7656. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7657. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7658. .register_pause_cb = dp_txrx_register_pause_cb,
  7659. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7660. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7661. };
  7662. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7663. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7664. };
  7665. #ifdef IPA_OFFLOAD
  7666. static struct cdp_ipa_ops dp_ops_ipa = {
  7667. .ipa_get_resource = dp_ipa_get_resource,
  7668. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7669. .ipa_op_response = dp_ipa_op_response,
  7670. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7671. .ipa_get_stat = dp_ipa_get_stat,
  7672. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7673. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7674. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7675. .ipa_setup = dp_ipa_setup,
  7676. .ipa_cleanup = dp_ipa_cleanup,
  7677. .ipa_setup_iface = dp_ipa_setup_iface,
  7678. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7679. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7680. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7681. .ipa_set_perf_level = dp_ipa_set_perf_level
  7682. };
  7683. #endif
  7684. static struct cdp_bus_ops dp_ops_bus = {
  7685. .bus_suspend = dp_bus_suspend,
  7686. .bus_resume = dp_bus_resume
  7687. };
  7688. static struct cdp_ocb_ops dp_ops_ocb = {
  7689. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7690. };
  7691. static struct cdp_throttle_ops dp_ops_throttle = {
  7692. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7693. };
  7694. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7695. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7696. };
  7697. static struct cdp_cfg_ops dp_ops_cfg = {
  7698. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7699. };
  7700. /*
  7701. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7702. * @dev: physical device instance
  7703. * @peer_mac_addr: peer mac address
  7704. * @local_id: local id for the peer
  7705. * @debug_id: to track enum peer access
  7706. *
  7707. * Return: peer instance pointer
  7708. */
  7709. static inline void *
  7710. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  7711. uint8_t *local_id,
  7712. enum peer_debug_id_type debug_id)
  7713. {
  7714. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7715. struct dp_peer *peer;
  7716. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7717. if (!peer)
  7718. return NULL;
  7719. *local_id = peer->local_id;
  7720. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7721. return peer;
  7722. }
  7723. /*
  7724. * dp_peer_release_ref - release peer ref count
  7725. * @peer: peer handle
  7726. * @debug_id: to track enum peer access
  7727. *
  7728. * Return: None
  7729. */
  7730. static inline
  7731. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7732. {
  7733. dp_peer_unref_delete(peer);
  7734. }
  7735. static struct cdp_peer_ops dp_ops_peer = {
  7736. .register_peer = dp_register_peer,
  7737. .clear_peer = dp_clear_peer,
  7738. .find_peer_by_addr = dp_find_peer_by_addr,
  7739. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7740. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7741. .peer_release_ref = dp_peer_release_ref,
  7742. .local_peer_id = dp_local_peer_id,
  7743. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7744. .peer_state_update = dp_peer_state_update,
  7745. .get_vdevid = dp_get_vdevid,
  7746. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7747. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7748. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7749. .get_peer_state = dp_get_peer_state,
  7750. };
  7751. #endif
  7752. static struct cdp_ops dp_txrx_ops = {
  7753. .cmn_drv_ops = &dp_ops_cmn,
  7754. .ctrl_ops = &dp_ops_ctrl,
  7755. .me_ops = &dp_ops_me,
  7756. .mon_ops = &dp_ops_mon,
  7757. .host_stats_ops = &dp_ops_host_stats,
  7758. .wds_ops = &dp_ops_wds,
  7759. .raw_ops = &dp_ops_raw,
  7760. #ifdef CONFIG_WIN
  7761. .pflow_ops = &dp_ops_pflow,
  7762. #endif /* CONFIG_WIN */
  7763. #ifndef CONFIG_WIN
  7764. .misc_ops = &dp_ops_misc,
  7765. .cfg_ops = &dp_ops_cfg,
  7766. .flowctl_ops = &dp_ops_flowctl,
  7767. .l_flowctl_ops = &dp_ops_l_flowctl,
  7768. #ifdef IPA_OFFLOAD
  7769. .ipa_ops = &dp_ops_ipa,
  7770. #endif
  7771. .bus_ops = &dp_ops_bus,
  7772. .ocb_ops = &dp_ops_ocb,
  7773. .peer_ops = &dp_ops_peer,
  7774. .throttle_ops = &dp_ops_throttle,
  7775. .mob_stats_ops = &dp_ops_mob_stats,
  7776. #endif
  7777. };
  7778. /*
  7779. * dp_soc_set_txrx_ring_map()
  7780. * @dp_soc: DP handler for soc
  7781. *
  7782. * Return: Void
  7783. */
  7784. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7785. {
  7786. uint32_t i;
  7787. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7788. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  7789. }
  7790. }
  7791. #ifdef QCA_WIFI_QCA8074
  7792. /**
  7793. * dp_soc_attach_wifi3() - Attach txrx SOC
  7794. * @ctrl_psoc: Opaque SOC handle from control plane
  7795. * @htc_handle: Opaque HTC handle
  7796. * @hif_handle: Opaque HIF handle
  7797. * @qdf_osdev: QDF device
  7798. * @ol_ops: Offload Operations
  7799. * @device_id: Device ID
  7800. *
  7801. * Return: DP SOC handle on success, NULL on failure
  7802. */
  7803. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7804. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7805. struct ol_if_ops *ol_ops, uint16_t device_id)
  7806. {
  7807. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7808. int target_type;
  7809. int int_ctx;
  7810. if (!soc) {
  7811. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7812. FL("DP SOC memory allocation failed"));
  7813. goto fail0;
  7814. }
  7815. int_ctx = 0;
  7816. soc->device_id = device_id;
  7817. soc->cdp_soc.ops = &dp_txrx_ops;
  7818. soc->cdp_soc.ol_ops = ol_ops;
  7819. soc->ctrl_psoc = ctrl_psoc;
  7820. soc->osdev = qdf_osdev;
  7821. soc->hif_handle = hif_handle;
  7822. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7823. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7824. soc->hal_soc, qdf_osdev);
  7825. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  7826. if (!soc->htt_handle) {
  7827. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7828. FL("HTT attach failed"));
  7829. goto fail1;
  7830. }
  7831. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7832. if (!soc->wlan_cfg_ctx) {
  7833. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7834. FL("wlan_cfg_soc_attach failed"));
  7835. goto fail2;
  7836. }
  7837. target_type = hal_get_target_type(soc->hal_soc);
  7838. switch (target_type) {
  7839. case TARGET_TYPE_QCA6290:
  7840. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7841. REO_DST_RING_SIZE_QCA6290);
  7842. soc->ast_override_support = 1;
  7843. break;
  7844. #ifdef QCA_WIFI_QCA6390
  7845. case TARGET_TYPE_QCA6390:
  7846. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7847. REO_DST_RING_SIZE_QCA6290);
  7848. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7849. soc->ast_override_support = 1;
  7850. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  7851. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  7852. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  7853. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  7854. }
  7855. }
  7856. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  7857. break;
  7858. #endif
  7859. case TARGET_TYPE_QCA8074:
  7860. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7861. REO_DST_RING_SIZE_QCA8074);
  7862. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7863. soc->hw_nac_monitor_support = 1;
  7864. break;
  7865. case TARGET_TYPE_QCA8074V2:
  7866. case TARGET_TYPE_QCA6018:
  7867. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7868. REO_DST_RING_SIZE_QCA8074);
  7869. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7870. soc->hw_nac_monitor_support = 1;
  7871. soc->ast_override_support = 1;
  7872. soc->per_tid_basize_max_tid = 8;
  7873. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  7874. break;
  7875. default:
  7876. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7877. qdf_assert_always(0);
  7878. break;
  7879. }
  7880. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7881. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7882. soc->cce_disable = false;
  7883. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7884. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7885. CDP_CFG_MAX_PEER_ID);
  7886. if (ret != -EINVAL) {
  7887. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7888. }
  7889. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7890. CDP_CFG_CCE_DISABLE);
  7891. if (ret == 1)
  7892. soc->cce_disable = true;
  7893. }
  7894. qdf_spinlock_create(&soc->peer_ref_mutex);
  7895. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7896. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7897. /* fill the tx/rx cpu ring map*/
  7898. dp_soc_set_txrx_ring_map(soc);
  7899. qdf_spinlock_create(&soc->htt_stats.lock);
  7900. /* initialize work queue for stats processing */
  7901. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7902. return (void *)soc;
  7903. fail2:
  7904. htt_soc_detach(soc->htt_handle);
  7905. fail1:
  7906. qdf_mem_free(soc);
  7907. fail0:
  7908. return NULL;
  7909. }
  7910. #endif
  7911. /*
  7912. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7913. *
  7914. * @soc: handle to DP soc
  7915. * @mac_id: MAC id
  7916. *
  7917. * Return: Return pdev corresponding to MAC
  7918. */
  7919. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7920. {
  7921. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7922. return soc->pdev_list[mac_id];
  7923. /* Typically for MCL as there only 1 PDEV*/
  7924. return soc->pdev_list[0];
  7925. }
  7926. /*
  7927. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7928. * @soc: DP SoC context
  7929. * @max_mac_rings: No of MAC rings
  7930. *
  7931. * Return: None
  7932. */
  7933. static
  7934. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7935. int *max_mac_rings)
  7936. {
  7937. bool dbs_enable = false;
  7938. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7939. dbs_enable = soc->cdp_soc.ol_ops->
  7940. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7941. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7942. }
  7943. /*
  7944. * dp_set_pktlog_wifi3() - attach txrx vdev
  7945. * @pdev: Datapath PDEV handle
  7946. * @event: which event's notifications are being subscribed to
  7947. * @enable: WDI event subscribe or not. (True or False)
  7948. *
  7949. * Return: Success, NULL on failure
  7950. */
  7951. #ifdef WDI_EVENT_ENABLE
  7952. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7953. bool enable)
  7954. {
  7955. struct dp_soc *soc = pdev->soc;
  7956. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7957. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7958. (pdev->wlan_cfg_ctx);
  7959. uint8_t mac_id = 0;
  7960. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7961. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7962. FL("Max_mac_rings %d "),
  7963. max_mac_rings);
  7964. if (enable) {
  7965. switch (event) {
  7966. case WDI_EVENT_RX_DESC:
  7967. if (pdev->monitor_vdev) {
  7968. /* Nothing needs to be done if monitor mode is
  7969. * enabled
  7970. */
  7971. return 0;
  7972. }
  7973. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7974. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7975. htt_tlv_filter.mpdu_start = 1;
  7976. htt_tlv_filter.msdu_start = 1;
  7977. htt_tlv_filter.msdu_end = 1;
  7978. htt_tlv_filter.mpdu_end = 1;
  7979. htt_tlv_filter.packet_header = 1;
  7980. htt_tlv_filter.attention = 1;
  7981. htt_tlv_filter.ppdu_start = 1;
  7982. htt_tlv_filter.ppdu_end = 1;
  7983. htt_tlv_filter.ppdu_end_user_stats = 1;
  7984. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7985. htt_tlv_filter.ppdu_end_status_done = 1;
  7986. htt_tlv_filter.enable_fp = 1;
  7987. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7988. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7989. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7990. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7991. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7992. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7993. for (mac_id = 0; mac_id < max_mac_rings;
  7994. mac_id++) {
  7995. int mac_for_pdev =
  7996. dp_get_mac_id_for_pdev(mac_id,
  7997. pdev->pdev_id);
  7998. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7999. mac_for_pdev,
  8000. pdev->rxdma_mon_status_ring[mac_id]
  8001. .hal_srng,
  8002. RXDMA_MONITOR_STATUS,
  8003. RX_BUFFER_SIZE,
  8004. &htt_tlv_filter);
  8005. }
  8006. if (soc->reap_timer_init)
  8007. qdf_timer_mod(&soc->mon_reap_timer,
  8008. DP_INTR_POLL_TIMER_MS);
  8009. }
  8010. break;
  8011. case WDI_EVENT_LITE_RX:
  8012. if (pdev->monitor_vdev) {
  8013. /* Nothing needs to be done if monitor mode is
  8014. * enabled
  8015. */
  8016. return 0;
  8017. }
  8018. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8019. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8020. htt_tlv_filter.ppdu_start = 1;
  8021. htt_tlv_filter.ppdu_end = 1;
  8022. htt_tlv_filter.ppdu_end_user_stats = 1;
  8023. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8024. htt_tlv_filter.ppdu_end_status_done = 1;
  8025. htt_tlv_filter.mpdu_start = 1;
  8026. htt_tlv_filter.enable_fp = 1;
  8027. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8028. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8029. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8030. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8031. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8032. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8033. for (mac_id = 0; mac_id < max_mac_rings;
  8034. mac_id++) {
  8035. int mac_for_pdev =
  8036. dp_get_mac_id_for_pdev(mac_id,
  8037. pdev->pdev_id);
  8038. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8039. mac_for_pdev,
  8040. pdev->rxdma_mon_status_ring[mac_id]
  8041. .hal_srng,
  8042. RXDMA_MONITOR_STATUS,
  8043. RX_BUFFER_SIZE_PKTLOG_LITE,
  8044. &htt_tlv_filter);
  8045. }
  8046. if (soc->reap_timer_init)
  8047. qdf_timer_mod(&soc->mon_reap_timer,
  8048. DP_INTR_POLL_TIMER_MS);
  8049. }
  8050. break;
  8051. case WDI_EVENT_LITE_T2H:
  8052. if (pdev->monitor_vdev) {
  8053. /* Nothing needs to be done if monitor mode is
  8054. * enabled
  8055. */
  8056. return 0;
  8057. }
  8058. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8059. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8060. mac_id, pdev->pdev_id);
  8061. pdev->pktlog_ppdu_stats = true;
  8062. dp_h2t_cfg_stats_msg_send(pdev,
  8063. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8064. mac_for_pdev);
  8065. }
  8066. break;
  8067. default:
  8068. /* Nothing needs to be done for other pktlog types */
  8069. break;
  8070. }
  8071. } else {
  8072. switch (event) {
  8073. case WDI_EVENT_RX_DESC:
  8074. case WDI_EVENT_LITE_RX:
  8075. if (pdev->monitor_vdev) {
  8076. /* Nothing needs to be done if monitor mode is
  8077. * enabled
  8078. */
  8079. return 0;
  8080. }
  8081. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8082. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8083. for (mac_id = 0; mac_id < max_mac_rings;
  8084. mac_id++) {
  8085. int mac_for_pdev =
  8086. dp_get_mac_id_for_pdev(mac_id,
  8087. pdev->pdev_id);
  8088. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8089. mac_for_pdev,
  8090. pdev->rxdma_mon_status_ring[mac_id]
  8091. .hal_srng,
  8092. RXDMA_MONITOR_STATUS,
  8093. RX_BUFFER_SIZE,
  8094. &htt_tlv_filter);
  8095. }
  8096. if (soc->reap_timer_init)
  8097. qdf_timer_stop(&soc->mon_reap_timer);
  8098. }
  8099. break;
  8100. case WDI_EVENT_LITE_T2H:
  8101. if (pdev->monitor_vdev) {
  8102. /* Nothing needs to be done if monitor mode is
  8103. * enabled
  8104. */
  8105. return 0;
  8106. }
  8107. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8108. * passing value 0. Once these macros will define in htt
  8109. * header file will use proper macros
  8110. */
  8111. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8112. int mac_for_pdev =
  8113. dp_get_mac_id_for_pdev(mac_id,
  8114. pdev->pdev_id);
  8115. pdev->pktlog_ppdu_stats = false;
  8116. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8117. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8118. mac_for_pdev);
  8119. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8120. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8121. mac_for_pdev);
  8122. } else if (pdev->enhanced_stats_en) {
  8123. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8124. mac_for_pdev);
  8125. }
  8126. }
  8127. break;
  8128. default:
  8129. /* Nothing needs to be done for other pktlog types */
  8130. break;
  8131. }
  8132. }
  8133. return 0;
  8134. }
  8135. #endif