f140232c39
Fix misfiring of DEV SOL interrupt during enable_irq(). Ignore DEV SOL interrupt in case of device power off as it is expected as part of off sequence. In case of HOST triggered recovery, CNSS driver tries to put device to RDDM first using MHI_SYS_ERR and HOST_RESET_REQUEST if MHI_SYS_ERR fails. With SOL enable, replace HOST_RESET_REQUEST with HOST_SOL. Change-Id: I90c1a2dbd68c4c9c2e56d87dd1304a6ab0db53eb CRs-Fixed: 3590408
81 rader
4.0 KiB
C
81 rader
4.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2018-2021, The Linux Foundation. All rights reserved.
|
|
* Copyright (c) 2021-2024 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _CNSS_BUS_H
|
|
#define _CNSS_BUS_H
|
|
|
|
#include "main.h"
|
|
|
|
#define QCA6174_REV_ID_OFFSET 0x08
|
|
#define QCA6174_REV3_VERSION 0x5020000
|
|
#define QCA6174_REV3_2_VERSION 0x5030000
|
|
|
|
enum cnss_dev_bus_type cnss_get_dev_bus_type(struct device *dev);
|
|
enum cnss_dev_bus_type cnss_get_bus_type(struct cnss_plat_data *plat_priv);
|
|
void *cnss_bus_dev_to_bus_priv(struct device *dev);
|
|
struct cnss_plat_data *cnss_bus_dev_to_plat_priv(struct device *dev);
|
|
int cnss_bus_init(struct cnss_plat_data *plat_priv);
|
|
void cnss_bus_deinit(struct cnss_plat_data *plat_priv);
|
|
void cnss_bus_add_fw_prefix_name(struct cnss_plat_data *plat_priv,
|
|
char *prefix_name, char *name);
|
|
int cnss_bus_load_tme_patch(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_load_tme_opt_file(struct cnss_plat_data *plat_priv,
|
|
enum wlfw_tme_lite_file_type_v01 file);
|
|
int cnss_bus_runtime_pm_get_sync(struct cnss_plat_data *plat_priv);
|
|
void cnss_bus_runtime_pm_put(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_load_m3(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_load_aux(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_handle_dev_sol_irq(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_alloc_fw_mem(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_alloc_qdss_mem(struct cnss_plat_data *plat_priv);
|
|
void cnss_bus_free_qdss_mem(struct cnss_plat_data *plat_priv);
|
|
u32 cnss_bus_get_wake_irq(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_force_fw_assert_hdlr(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_qmi_send_get(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_qmi_send_put(struct cnss_plat_data *plat_priv);
|
|
void cnss_bus_fw_boot_timeout_hdlr(struct timer_list *t);
|
|
void cnss_bus_collect_dump_info(struct cnss_plat_data *plat_priv,
|
|
bool in_panic);
|
|
void cnss_bus_device_crashed(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_call_driver_probe(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_call_driver_remove(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_dev_powerup(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_dev_shutdown(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_dev_crash_shutdown(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_dev_ramdump(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_register_driver_hdlr(struct cnss_plat_data *plat_priv, void *data);
|
|
int cnss_bus_unregister_driver_hdlr(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_call_driver_modem_status(struct cnss_plat_data *plat_priv,
|
|
int modem_current_status);
|
|
int cnss_bus_update_status(struct cnss_plat_data *plat_priv,
|
|
enum cnss_driver_status status);
|
|
int cnss_bus_update_uevent(struct cnss_plat_data *plat_priv,
|
|
enum cnss_driver_status status, void *data);
|
|
int cnss_bus_is_device_down(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_shutdown_cleanup(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_check_link_status(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_recover_link_down(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_debug_reg_read(struct cnss_plat_data *plat_priv, u32 offset,
|
|
u32 *val, bool raw_access);
|
|
int cnss_bus_debug_reg_write(struct cnss_plat_data *plat_priv, u32 offset,
|
|
u32 val, bool raw_access);
|
|
int cnss_bus_get_iova(struct cnss_plat_data *plat_priv, u64 *addr, u64 *size);
|
|
int cnss_bus_get_iova_ipa(struct cnss_plat_data *plat_priv, u64 *addr,
|
|
u64 *size);
|
|
bool cnss_bus_is_smmu_s1_enabled(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_update_time_sync_period(struct cnss_plat_data *plat_priv,
|
|
unsigned int time_sync_period);
|
|
void cnss_bus_disable_mhi_satellite_cfg(struct cnss_plat_data *plat_priv);
|
|
int cnss_bus_set_therm_cdev_state(struct cnss_plat_data *plat_priv,
|
|
unsigned long thermal_state,
|
|
int tcdev_id);
|
|
int cnss_bus_get_msi_assignment(struct cnss_plat_data *plat_priv,
|
|
char *msi_name,
|
|
int *num_vectors,
|
|
u32 *user_base_data,
|
|
u32 *base_vector);
|
|
#endif /* _CNSS_BUS_H */
|