dp_rx_err.c 92 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max buffer in invalid peer SG list*/
  50. #define DP_MAX_INVALID_BUFFERS 10
  51. /* Max regular Rx packet routing error */
  52. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  53. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  54. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  55. #ifdef FEATURE_MEC
  56. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  57. struct dp_peer *peer,
  58. uint8_t *rx_tlv_hdr,
  59. qdf_nbuf_t nbuf)
  60. {
  61. struct dp_vdev *vdev = peer->vdev;
  62. struct dp_pdev *pdev = vdev->pdev;
  63. struct dp_mec_entry *mecentry = NULL;
  64. struct dp_ast_entry *ase = NULL;
  65. uint16_t sa_idx = 0;
  66. uint8_t *data;
  67. /*
  68. * Multicast Echo Check is required only if vdev is STA and
  69. * received pkt is a multicast/broadcast pkt. otherwise
  70. * skip the MEC check.
  71. */
  72. if (vdev->opmode != wlan_op_mode_sta)
  73. return false;
  74. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  75. return false;
  76. data = qdf_nbuf_data(nbuf);
  77. /*
  78. * if the received pkts src mac addr matches with vdev
  79. * mac address then drop the pkt as it is looped back
  80. */
  81. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  82. vdev->mac_addr.raw,
  83. QDF_MAC_ADDR_SIZE)))
  84. return true;
  85. /*
  86. * In case of qwrap isolation mode, donot drop loopback packets.
  87. * In isolation mode, all packets from the wired stations need to go
  88. * to rootap and loop back to reach the wireless stations and
  89. * vice-versa.
  90. */
  91. if (qdf_unlikely(vdev->isolation_vdev))
  92. return false;
  93. /*
  94. * if the received pkts src mac addr matches with the
  95. * wired PCs MAC addr which is behind the STA or with
  96. * wireless STAs MAC addr which are behind the Repeater,
  97. * then drop the pkt as it is looped back
  98. */
  99. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  100. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  101. if ((sa_idx < 0) ||
  102. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  103. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  104. "invalid sa_idx: %d", sa_idx);
  105. qdf_assert_always(0);
  106. }
  107. qdf_spin_lock_bh(&soc->ast_lock);
  108. ase = soc->ast_table[sa_idx];
  109. /*
  110. * this check was not needed since MEC is not dependent on AST,
  111. * but if we dont have this check SON has some issues in
  112. * dual backhaul scenario. in APS SON mode, client connected
  113. * to RE 2G and sends multicast packets. the RE sends it to CAP
  114. * over 5G backhaul. the CAP loopback it on 2G to RE.
  115. * On receiving in 2G STA vap, we assume that client has roamed
  116. * and kickout the client.
  117. */
  118. if (ase && (ase->peer_id != peer->peer_id)) {
  119. qdf_spin_unlock_bh(&soc->ast_lock);
  120. goto drop;
  121. }
  122. qdf_spin_unlock_bh(&soc->ast_lock);
  123. }
  124. qdf_spin_lock_bh(&soc->mec_lock);
  125. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  126. &data[QDF_MAC_ADDR_SIZE]);
  127. if (!mecentry) {
  128. qdf_spin_unlock_bh(&soc->mec_lock);
  129. return false;
  130. }
  131. qdf_spin_unlock_bh(&soc->mec_lock);
  132. drop:
  133. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  134. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  135. return true;
  136. }
  137. #endif
  138. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  139. void dp_rx_link_desc_refill_duplicate_check(
  140. struct dp_soc *soc,
  141. struct hal_buf_info *buf_info,
  142. hal_buff_addrinfo_t ring_buf_info)
  143. {
  144. struct hal_buf_info current_link_desc_buf_info = { 0 };
  145. /* do duplicate link desc address check */
  146. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  147. &current_link_desc_buf_info);
  148. /*
  149. * TODO - Check if the hal soc api call can be removed
  150. * since the cookie is just used for print.
  151. * buffer_addr_info is the first element of ring_desc
  152. */
  153. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  154. (uint32_t *)ring_buf_info,
  155. &current_link_desc_buf_info);
  156. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  157. buf_info->paddr)) {
  158. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  159. current_link_desc_buf_info.paddr,
  160. current_link_desc_buf_info.sw_cookie);
  161. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  162. }
  163. *buf_info = current_link_desc_buf_info;
  164. }
  165. /**
  166. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  167. * (WBM) by address
  168. *
  169. * @soc: core DP main context
  170. * @link_desc_addr: link descriptor addr
  171. *
  172. * Return: QDF_STATUS
  173. */
  174. QDF_STATUS
  175. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  176. hal_buff_addrinfo_t link_desc_addr,
  177. uint8_t bm_action)
  178. {
  179. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  180. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  181. hal_soc_handle_t hal_soc = soc->hal_soc;
  182. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  183. void *src_srng_desc;
  184. if (!wbm_rel_srng) {
  185. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  186. return status;
  187. }
  188. /* do duplicate link desc address check */
  189. dp_rx_link_desc_refill_duplicate_check(
  190. soc,
  191. &soc->last_op_info.wbm_rel_link_desc,
  192. link_desc_addr);
  193. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  194. /* TODO */
  195. /*
  196. * Need API to convert from hal_ring pointer to
  197. * Ring Type / Ring Id combo
  198. */
  199. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  200. soc, wbm_rel_srng);
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  202. goto done;
  203. }
  204. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  205. if (qdf_likely(src_srng_desc)) {
  206. /* Return link descriptor through WBM ring (SW2WBM)*/
  207. hal_rx_msdu_link_desc_set(hal_soc,
  208. src_srng_desc, link_desc_addr, bm_action);
  209. status = QDF_STATUS_SUCCESS;
  210. } else {
  211. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  212. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  213. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  214. srng->ring_id,
  215. soc->stats.rx.err.hal_ring_access_full_fail);
  216. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  217. *srng->u.src_ring.hp_addr,
  218. srng->u.src_ring.reap_hp,
  219. *srng->u.src_ring.tp_addr,
  220. srng->u.src_ring.cached_tp);
  221. QDF_BUG(0);
  222. }
  223. done:
  224. hal_srng_access_end(hal_soc, wbm_rel_srng);
  225. return status;
  226. }
  227. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  228. /**
  229. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  230. * (WBM), following error handling
  231. *
  232. * @soc: core DP main context
  233. * @ring_desc: opaque pointer to the REO error ring descriptor
  234. *
  235. * Return: QDF_STATUS
  236. */
  237. QDF_STATUS
  238. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  239. uint8_t bm_action)
  240. {
  241. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  242. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  243. }
  244. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  245. /**
  246. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  247. *
  248. * @soc: core txrx main context
  249. * @ring_desc: opaque pointer to the REO error ring descriptor
  250. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  251. * @head: head of the local descriptor free-list
  252. * @tail: tail of the local descriptor free-list
  253. * @quota: No. of units (packets) that can be serviced in one shot.
  254. *
  255. * This function is used to drop all MSDU in an MPDU
  256. *
  257. * Return: uint32_t: No. of elements processed
  258. */
  259. static uint32_t
  260. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  261. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  262. uint8_t *mac_id,
  263. uint32_t quota)
  264. {
  265. uint32_t rx_bufs_used = 0;
  266. void *link_desc_va;
  267. struct hal_buf_info buf_info;
  268. struct dp_pdev *pdev;
  269. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  270. int i;
  271. uint8_t *rx_tlv_hdr;
  272. uint32_t tid;
  273. struct rx_desc_pool *rx_desc_pool;
  274. struct dp_rx_desc *rx_desc;
  275. /* First field in REO Dst ring Desc is buffer_addr_info */
  276. void *buf_addr_info = ring_desc;
  277. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  278. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  279. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  280. /* buffer_addr_info is the first element of ring_desc */
  281. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  282. (uint32_t *)ring_desc,
  283. &buf_info);
  284. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  285. if (!link_desc_va) {
  286. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  287. return rx_bufs_used;
  288. }
  289. more_msdu_link_desc:
  290. /* No UNMAP required -- this is "malloc_consistent" memory */
  291. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  292. &mpdu_desc_info->msdu_count);
  293. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  294. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  295. soc, msdu_list.sw_cookie[i]);
  296. qdf_assert_always(rx_desc);
  297. /* all buffers from a MSDU link link belong to same pdev */
  298. *mac_id = rx_desc->pool_id;
  299. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  300. if (!pdev) {
  301. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  302. soc, rx_desc->pool_id);
  303. return rx_bufs_used;
  304. }
  305. if (!dp_rx_desc_check_magic(rx_desc)) {
  306. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  307. soc, msdu_list.sw_cookie[i]);
  308. return rx_bufs_used;
  309. }
  310. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  311. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  312. dp_ipa_handle_rx_buf_smmu_mapping(soc, rx_desc->nbuf,
  313. rx_desc_pool->buf_size,
  314. false);
  315. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  316. QDF_DMA_FROM_DEVICE,
  317. rx_desc_pool->buf_size);
  318. rx_desc->unmapped = 1;
  319. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  320. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  321. rx_bufs_used++;
  322. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  323. rx_desc->rx_buf_start);
  324. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  325. soc, tid);
  326. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  327. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  328. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  329. /* Just free the buffers */
  330. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  331. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  332. &pdev->free_list_tail, rx_desc);
  333. }
  334. /*
  335. * If the msdu's are spread across multiple link-descriptors,
  336. * we cannot depend solely on the msdu_count(e.g., if msdu is
  337. * spread across multiple buffers).Hence, it is
  338. * necessary to check the next link_descriptor and release
  339. * all the msdu's that are part of it.
  340. */
  341. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  342. link_desc_va,
  343. &next_link_desc_addr_info);
  344. if (hal_rx_is_buf_addr_info_valid(
  345. &next_link_desc_addr_info)) {
  346. /* Clear the next link desc info for the current link_desc */
  347. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  348. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  349. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  350. hal_rx_buffer_addr_info_get_paddr(
  351. &next_link_desc_addr_info,
  352. &buf_info);
  353. /* buffer_addr_info is the first element of ring_desc */
  354. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  355. (uint32_t *)&next_link_desc_addr_info,
  356. &buf_info);
  357. cur_link_desc_addr_info = next_link_desc_addr_info;
  358. buf_addr_info = &cur_link_desc_addr_info;
  359. link_desc_va =
  360. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  361. goto more_msdu_link_desc;
  362. }
  363. quota--;
  364. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  365. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  366. return rx_bufs_used;
  367. }
  368. /**
  369. * dp_rx_pn_error_handle() - Handles PN check errors
  370. *
  371. * @soc: core txrx main context
  372. * @ring_desc: opaque pointer to the REO error ring descriptor
  373. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  374. * @head: head of the local descriptor free-list
  375. * @tail: tail of the local descriptor free-list
  376. * @quota: No. of units (packets) that can be serviced in one shot.
  377. *
  378. * This function implements PN error handling
  379. * If the peer is configured to ignore the PN check errors
  380. * or if DP feels, that this frame is still OK, the frame can be
  381. * re-injected back to REO to use some of the other features
  382. * of REO e.g. duplicate detection/routing to other cores
  383. *
  384. * Return: uint32_t: No. of elements processed
  385. */
  386. static uint32_t
  387. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  388. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  389. uint8_t *mac_id,
  390. uint32_t quota)
  391. {
  392. uint16_t peer_id;
  393. uint32_t rx_bufs_used = 0;
  394. struct dp_peer *peer;
  395. bool peer_pn_policy = false;
  396. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  397. mpdu_desc_info->peer_meta_data);
  398. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  399. if (qdf_likely(peer)) {
  400. /*
  401. * TODO: Check for peer specific policies & set peer_pn_policy
  402. */
  403. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  404. "discard rx due to PN error for peer %pK "QDF_MAC_ADDR_FMT,
  405. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  406. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  407. }
  408. dp_rx_err_err("%pK: Packet received with PN error", soc);
  409. /* No peer PN policy -- definitely drop */
  410. if (!peer_pn_policy)
  411. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  412. mpdu_desc_info,
  413. mac_id, quota);
  414. return rx_bufs_used;
  415. }
  416. /**
  417. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  418. *
  419. * @soc: core txrx main context
  420. * @nbuf: pointer to msdu skb
  421. * @peer_id: dp peer ID
  422. * @rx_tlv_hdr: start of rx tlv header
  423. *
  424. * This function process the msdu delivered from REO2TCL
  425. * ring with error type OOR
  426. *
  427. * Return: None
  428. */
  429. static void
  430. dp_rx_oor_handle(struct dp_soc *soc,
  431. qdf_nbuf_t nbuf,
  432. uint16_t peer_id,
  433. uint8_t *rx_tlv_hdr)
  434. {
  435. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  436. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  437. struct dp_peer *peer = NULL;
  438. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  439. if (!peer) {
  440. dp_info_rl("peer not found");
  441. goto free_nbuf;
  442. }
  443. if (dp_rx_deliver_special_frame(soc, peer, nbuf, frame_mask,
  444. rx_tlv_hdr)) {
  445. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  446. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  447. return;
  448. }
  449. free_nbuf:
  450. if (peer)
  451. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  452. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  453. qdf_nbuf_free(nbuf);
  454. }
  455. /**
  456. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  457. * is a monotonous increment of packet number
  458. * from the previous successfully re-ordered
  459. * frame.
  460. * @soc: Datapath SOC handle
  461. * @ring_desc: REO ring descriptor
  462. * @nbuf: Current packet
  463. *
  464. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  465. */
  466. static inline QDF_STATUS
  467. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  468. qdf_nbuf_t nbuf)
  469. {
  470. uint64_t prev_pn, curr_pn[2];
  471. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  472. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  473. if (curr_pn[0] > prev_pn)
  474. return QDF_STATUS_SUCCESS;
  475. return QDF_STATUS_E_FAILURE;
  476. }
  477. #ifdef WLAN_SKIP_BAR_UPDATE
  478. static
  479. void dp_rx_err_handle_bar(struct dp_soc *soc,
  480. struct dp_peer *peer,
  481. qdf_nbuf_t nbuf)
  482. {
  483. dp_info_rl("BAR update to H.W is skipped");
  484. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  485. }
  486. #else
  487. static
  488. void dp_rx_err_handle_bar(struct dp_soc *soc,
  489. struct dp_peer *peer,
  490. qdf_nbuf_t nbuf)
  491. {
  492. uint8_t *rx_tlv_hdr;
  493. unsigned char type, subtype;
  494. uint16_t start_seq_num;
  495. uint32_t tid;
  496. QDF_STATUS status;
  497. struct ieee80211_frame_bar *bar;
  498. /*
  499. * 1. Is this a BAR frame. If not Discard it.
  500. * 2. If it is, get the peer id, tid, ssn
  501. * 2a Do a tid update
  502. */
  503. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  504. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  505. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  506. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  507. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  508. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  509. dp_err_rl("Not a BAR frame!");
  510. return;
  511. }
  512. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  513. qdf_assert_always(tid < DP_MAX_TIDS);
  514. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  515. dp_info_rl("tid %u window_size %u start_seq_num %u",
  516. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  517. status = dp_rx_tid_update_wifi3(peer, tid,
  518. peer->rx_tid[tid].ba_win_size,
  519. start_seq_num,
  520. true);
  521. if (status != QDF_STATUS_SUCCESS) {
  522. dp_err_rl("failed to handle bar frame update rx tid");
  523. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  524. } else {
  525. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  526. }
  527. }
  528. #endif
  529. /**
  530. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  531. * @soc: Datapath SoC handle
  532. * @nbuf: packet being processed
  533. * @mpdu_desc_info: mpdu desc info for the current packet
  534. * @tid: tid on which the packet arrived
  535. * @err_status: Flag to indicate if REO encountered an error while routing this
  536. * frame
  537. * @error_code: REO error code
  538. *
  539. * Return: None
  540. */
  541. static void
  542. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  543. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  544. uint32_t tid, uint8_t err_status, uint32_t error_code)
  545. {
  546. uint16_t peer_id;
  547. struct dp_peer *peer;
  548. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  549. mpdu_desc_info->peer_meta_data);
  550. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  551. if (!peer)
  552. return;
  553. dp_info("BAR frame: peer = " QDF_MAC_ADDR_FMT
  554. " peer_id = %d"
  555. " tid = %u"
  556. " SSN = %d"
  557. " error status = %d",
  558. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  559. peer->peer_id,
  560. tid,
  561. mpdu_desc_info->mpdu_seq,
  562. err_status);
  563. if (err_status == HAL_REO_ERROR_DETECTED) {
  564. switch (error_code) {
  565. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  566. /* fallthrough */
  567. case HAL_REO_ERR_BAR_FRAME_OOR:
  568. dp_rx_err_handle_bar(soc, peer, nbuf);
  569. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  570. break;
  571. default:
  572. DP_STATS_INC(soc, rx.bar_frame, 1);
  573. }
  574. }
  575. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  576. }
  577. /**
  578. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  579. *
  580. * @soc: core txrx main context
  581. * @ring_desc: opaque pointer to the REO error ring descriptor
  582. * @mpdu_desc_info: pointer to mpdu level description info
  583. * @link_desc_va: pointer to msdu_link_desc virtual address
  584. * @err_code: reo erro code fetched from ring entry
  585. *
  586. * Function to handle msdus fetched from msdu link desc, currently
  587. * only support 2K jump, OOR error.
  588. *
  589. * Return: msdu count processed.
  590. */
  591. static uint32_t
  592. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  593. void *ring_desc,
  594. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  595. void *link_desc_va,
  596. enum hal_reo_error_code err_code)
  597. {
  598. uint32_t rx_bufs_used = 0;
  599. struct dp_pdev *pdev;
  600. int i;
  601. uint8_t *rx_tlv_hdr_first;
  602. uint8_t *rx_tlv_hdr_last;
  603. uint32_t tid = DP_MAX_TIDS;
  604. uint16_t peer_id;
  605. struct dp_rx_desc *rx_desc;
  606. struct rx_desc_pool *rx_desc_pool;
  607. qdf_nbuf_t nbuf;
  608. struct hal_buf_info buf_info;
  609. struct hal_rx_msdu_list msdu_list;
  610. uint16_t num_msdus;
  611. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  612. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  613. /* First field in REO Dst ring Desc is buffer_addr_info */
  614. void *buf_addr_info = ring_desc;
  615. qdf_nbuf_t head_nbuf = NULL;
  616. qdf_nbuf_t tail_nbuf = NULL;
  617. uint16_t msdu_processed = 0;
  618. QDF_STATUS status;
  619. bool ret;
  620. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  621. mpdu_desc_info->peer_meta_data);
  622. more_msdu_link_desc:
  623. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  624. &num_msdus);
  625. for (i = 0; i < num_msdus; i++) {
  626. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  627. soc,
  628. msdu_list.sw_cookie[i]);
  629. qdf_assert_always(rx_desc);
  630. /* all buffers from a MSDU link belong to same pdev */
  631. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  632. nbuf = rx_desc->nbuf;
  633. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  634. msdu_list.paddr[i]);
  635. if (!ret) {
  636. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  637. rx_desc->in_err_state = 1;
  638. continue;
  639. }
  640. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  641. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  642. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf,
  643. rx_desc_pool->buf_size,
  644. false);
  645. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  646. QDF_DMA_FROM_DEVICE,
  647. rx_desc_pool->buf_size);
  648. rx_desc->unmapped = 1;
  649. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  650. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  651. rx_bufs_used++;
  652. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  653. &pdev->free_list_tail, rx_desc);
  654. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  655. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  656. HAL_MSDU_F_MSDU_CONTINUATION))
  657. continue;
  658. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  659. rx_desc->pool_id)) {
  660. /* MSDU queued back to the pool */
  661. goto process_next_msdu;
  662. }
  663. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  664. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  665. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  666. nbuf = dp_rx_sg_create(soc, head_nbuf);
  667. qdf_nbuf_set_is_frag(nbuf, 1);
  668. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  669. }
  670. if (soc->features.pn_in_reo_dest) {
  671. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  672. if (QDF_IS_STATUS_ERROR(status)) {
  673. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  674. 1);
  675. qdf_nbuf_free(nbuf);
  676. goto process_next_msdu;
  677. }
  678. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  679. qdf_nbuf_data(nbuf),
  680. mpdu_desc_info);
  681. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  682. mpdu_desc_info->peer_meta_data);
  683. if (mpdu_desc_info->bar_frame)
  684. _dp_rx_bar_frame_handle(soc, nbuf,
  685. mpdu_desc_info, tid,
  686. HAL_REO_ERROR_DETECTED,
  687. err_code);
  688. }
  689. switch (err_code) {
  690. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  691. /*
  692. * only first msdu, mpdu start description tlv valid?
  693. * and use it for following msdu.
  694. */
  695. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  696. rx_tlv_hdr_last))
  697. tid = hal_rx_mpdu_start_tid_get(
  698. soc->hal_soc,
  699. rx_tlv_hdr_first);
  700. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  701. peer_id, tid);
  702. break;
  703. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  704. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  705. break;
  706. default:
  707. dp_err_rl("Non-support error code %d", err_code);
  708. qdf_nbuf_free(nbuf);
  709. }
  710. process_next_msdu:
  711. msdu_processed++;
  712. head_nbuf = NULL;
  713. tail_nbuf = NULL;
  714. }
  715. /*
  716. * If the msdu's are spread across multiple link-descriptors,
  717. * we cannot depend solely on the msdu_count(e.g., if msdu is
  718. * spread across multiple buffers).Hence, it is
  719. * necessary to check the next link_descriptor and release
  720. * all the msdu's that are part of it.
  721. */
  722. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  723. link_desc_va,
  724. &next_link_desc_addr_info);
  725. if (hal_rx_is_buf_addr_info_valid(
  726. &next_link_desc_addr_info)) {
  727. /* Clear the next link desc info for the current link_desc */
  728. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  729. dp_rx_link_desc_return_by_addr(
  730. soc,
  731. buf_addr_info,
  732. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  733. hal_rx_buffer_addr_info_get_paddr(
  734. &next_link_desc_addr_info,
  735. &buf_info);
  736. /* buffer_addr_info is the first element of ring_desc */
  737. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  738. (uint32_t *)&next_link_desc_addr_info,
  739. &buf_info);
  740. link_desc_va =
  741. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  742. cur_link_desc_addr_info = next_link_desc_addr_info;
  743. buf_addr_info = &cur_link_desc_addr_info;
  744. goto more_msdu_link_desc;
  745. }
  746. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  747. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  748. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  749. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  750. return rx_bufs_used;
  751. }
  752. #ifdef DP_INVALID_PEER_ASSERT
  753. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) \
  754. do { \
  755. qdf_assert_always(!(head)); \
  756. qdf_assert_always(!(tail)); \
  757. } while (0)
  758. #else
  759. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) /* no op */
  760. #endif
  761. /**
  762. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  763. * to pdev invalid peer list
  764. *
  765. * @soc: core DP main context
  766. * @nbuf: Buffer pointer
  767. * @rx_tlv_hdr: start of rx tlv header
  768. * @mac_id: mac id
  769. *
  770. * Return: bool: true for last msdu of mpdu
  771. */
  772. static bool
  773. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  774. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  775. {
  776. bool mpdu_done = false;
  777. qdf_nbuf_t curr_nbuf = NULL;
  778. qdf_nbuf_t tmp_nbuf = NULL;
  779. /* TODO: Currently only single radio is supported, hence
  780. * pdev hard coded to '0' index
  781. */
  782. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  783. if (!dp_pdev) {
  784. dp_rx_err_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  785. return mpdu_done;
  786. }
  787. /* if invalid peer SG list has max values free the buffers in list
  788. * and treat current buffer as start of list
  789. *
  790. * current logic to detect the last buffer from attn_tlv is not reliable
  791. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  792. * up
  793. */
  794. if (!dp_pdev->first_nbuf ||
  795. (dp_pdev->invalid_peer_head_msdu &&
  796. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  797. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  798. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  799. dp_pdev->ppdu_id = hal_rx_get_ppdu_id(soc->hal_soc,
  800. rx_tlv_hdr);
  801. dp_pdev->first_nbuf = true;
  802. /* If the new nbuf received is the first msdu of the
  803. * amsdu and there are msdus in the invalid peer msdu
  804. * list, then let us free all the msdus of the invalid
  805. * peer msdu list.
  806. * This scenario can happen when we start receiving
  807. * new a-msdu even before the previous a-msdu is completely
  808. * received.
  809. */
  810. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  811. while (curr_nbuf) {
  812. tmp_nbuf = curr_nbuf->next;
  813. qdf_nbuf_free(curr_nbuf);
  814. curr_nbuf = tmp_nbuf;
  815. }
  816. dp_pdev->invalid_peer_head_msdu = NULL;
  817. dp_pdev->invalid_peer_tail_msdu = NULL;
  818. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  819. }
  820. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(soc->hal_soc,
  821. rx_tlv_hdr) &&
  822. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  823. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  824. qdf_assert_always(dp_pdev->first_nbuf == true);
  825. dp_pdev->first_nbuf = false;
  826. mpdu_done = true;
  827. }
  828. /*
  829. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  830. * should be NULL here, add the checking for debugging purpose
  831. * in case some corner case.
  832. */
  833. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  834. dp_pdev->invalid_peer_tail_msdu);
  835. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  836. dp_pdev->invalid_peer_tail_msdu,
  837. nbuf);
  838. return mpdu_done;
  839. }
  840. /**
  841. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  842. * @soc: core DP main context
  843. * @ring_desc: Hal ring desc
  844. * @rx_desc: dp rx desc
  845. * @mpdu_desc_info: mpdu desc info
  846. *
  847. * Handle the error BAR frames received. Ensure the SOC level
  848. * stats are updated based on the REO error code. The BAR frames
  849. * are further processed by updating the Rx tids with the start
  850. * sequence number (SSN) and BA window size. Desc is returned
  851. * to the free desc list
  852. *
  853. * Return: none
  854. */
  855. static void
  856. dp_rx_bar_frame_handle(struct dp_soc *soc,
  857. hal_ring_desc_t ring_desc,
  858. struct dp_rx_desc *rx_desc,
  859. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  860. uint8_t err_status,
  861. uint32_t err_code)
  862. {
  863. qdf_nbuf_t nbuf;
  864. struct dp_pdev *pdev;
  865. struct rx_desc_pool *rx_desc_pool;
  866. uint8_t *rx_tlv_hdr;
  867. uint32_t tid;
  868. nbuf = rx_desc->nbuf;
  869. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  870. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  871. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf,
  872. rx_desc_pool->buf_size,
  873. false);
  874. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  875. QDF_DMA_FROM_DEVICE,
  876. rx_desc_pool->buf_size);
  877. rx_desc->unmapped = 1;
  878. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  879. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  880. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  881. rx_tlv_hdr);
  882. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  883. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  884. err_code);
  885. dp_rx_link_desc_return(soc, ring_desc,
  886. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  887. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  888. rx_desc->pool_id);
  889. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  890. &pdev->free_list_tail,
  891. rx_desc);
  892. }
  893. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  894. /**
  895. * dp_2k_jump_handle() - Function to handle 2k jump exception
  896. * on WBM ring
  897. *
  898. * @soc: core DP main context
  899. * @nbuf: buffer pointer
  900. * @rx_tlv_hdr: start of rx tlv header
  901. * @peer_id: peer id of first msdu
  902. * @tid: Tid for which exception occurred
  903. *
  904. * This function handles 2k jump violations arising out
  905. * of receiving aggregates in non BA case. This typically
  906. * may happen if aggregates are received on a QOS enabled TID
  907. * while Rx window size is still initialized to value of 2. Or
  908. * it may also happen if negotiated window size is 1 but peer
  909. * sends aggregates.
  910. *
  911. */
  912. void
  913. dp_2k_jump_handle(struct dp_soc *soc,
  914. qdf_nbuf_t nbuf,
  915. uint8_t *rx_tlv_hdr,
  916. uint16_t peer_id,
  917. uint8_t tid)
  918. {
  919. struct dp_peer *peer = NULL;
  920. struct dp_rx_tid *rx_tid = NULL;
  921. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  922. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  923. if (!peer) {
  924. dp_rx_err_info_rl("%pK: peer not found", soc);
  925. goto free_nbuf;
  926. }
  927. if (tid >= DP_MAX_TIDS) {
  928. dp_info_rl("invalid tid");
  929. goto nbuf_deliver;
  930. }
  931. rx_tid = &peer->rx_tid[tid];
  932. qdf_spin_lock_bh(&rx_tid->tid_lock);
  933. /* only if BA session is active, allow send Delba */
  934. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  935. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  936. goto nbuf_deliver;
  937. }
  938. if (!rx_tid->delba_tx_status) {
  939. rx_tid->delba_tx_retry++;
  940. rx_tid->delba_tx_status = 1;
  941. rx_tid->delba_rcode =
  942. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  943. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  944. if (soc->cdp_soc.ol_ops->send_delba) {
  945. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent, 1);
  946. soc->cdp_soc.ol_ops->send_delba(
  947. peer->vdev->pdev->soc->ctrl_psoc,
  948. peer->vdev->vdev_id,
  949. peer->mac_addr.raw,
  950. tid,
  951. rx_tid->delba_rcode,
  952. CDP_DELBA_2K_JUMP);
  953. }
  954. } else {
  955. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  956. }
  957. nbuf_deliver:
  958. if (dp_rx_deliver_special_frame(soc, peer, nbuf, frame_mask,
  959. rx_tlv_hdr)) {
  960. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  961. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  962. return;
  963. }
  964. free_nbuf:
  965. if (peer)
  966. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  967. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  968. qdf_nbuf_free(nbuf);
  969. }
  970. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  971. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  972. /**
  973. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  974. * @soc: pointer to dp_soc struct
  975. * @pool_id: Pool id to find dp_pdev
  976. * @rx_tlv_hdr: TLV header of received packet
  977. * @nbuf: SKB
  978. *
  979. * In certain types of packets if peer_id is not correct then
  980. * driver may not be able find. Try finding peer by addr_2 of
  981. * received MPDU. If you find the peer then most likely sw_peer_id &
  982. * ast_idx is corrupted.
  983. *
  984. * Return: True if you find the peer by addr_2 of received MPDU else false
  985. */
  986. static bool
  987. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  988. uint8_t pool_id,
  989. uint8_t *rx_tlv_hdr,
  990. qdf_nbuf_t nbuf)
  991. {
  992. struct dp_peer *peer = NULL;
  993. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  994. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  995. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  996. if (!pdev) {
  997. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  998. soc, pool_id);
  999. return false;
  1000. }
  1001. /*
  1002. * WAR- In certain types of packets if peer_id is not correct then
  1003. * driver may not be able find. Try finding peer by addr_2 of
  1004. * received MPDU
  1005. */
  1006. if (wh)
  1007. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  1008. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  1009. if (peer) {
  1010. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  1011. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1012. QDF_TRACE_LEVEL_DEBUG);
  1013. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  1014. 1, qdf_nbuf_len(nbuf));
  1015. qdf_nbuf_free(nbuf);
  1016. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1017. return true;
  1018. }
  1019. return false;
  1020. }
  1021. /**
  1022. * dp_rx_check_pkt_len() - Check for pktlen validity
  1023. * @soc: DP SOC context
  1024. * @pkt_len: computed length of the pkt from caller in bytes
  1025. *
  1026. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  1027. *
  1028. */
  1029. static inline
  1030. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  1031. {
  1032. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  1033. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  1034. 1, pkt_len);
  1035. return true;
  1036. } else {
  1037. return false;
  1038. }
  1039. }
  1040. #else
  1041. static inline bool
  1042. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  1043. uint8_t pool_id,
  1044. uint8_t *rx_tlv_hdr,
  1045. qdf_nbuf_t nbuf)
  1046. {
  1047. return false;
  1048. }
  1049. static inline
  1050. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  1051. {
  1052. return false;
  1053. }
  1054. #endif
  1055. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1056. /**
  1057. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  1058. * descriptor violation on either a
  1059. * REO or WBM ring
  1060. *
  1061. * @soc: core DP main context
  1062. * @nbuf: buffer pointer
  1063. * @rx_tlv_hdr: start of rx tlv header
  1064. * @pool_id: mac id
  1065. * @peer: peer handle
  1066. *
  1067. * This function handles NULL queue descriptor violations arising out
  1068. * a missing REO queue for a given peer or a given TID. This typically
  1069. * may happen if a packet is received on a QOS enabled TID before the
  1070. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  1071. * it may also happen for MC/BC frames if they are not routed to the
  1072. * non-QOS TID queue, in the absence of any other default TID queue.
  1073. * This error can show up both in a REO destination or WBM release ring.
  1074. *
  1075. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  1076. * if nbuf could not be handled or dropped.
  1077. */
  1078. static QDF_STATUS
  1079. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1080. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1081. struct dp_peer *peer)
  1082. {
  1083. uint32_t pkt_len;
  1084. uint16_t msdu_len;
  1085. struct dp_vdev *vdev;
  1086. uint8_t tid;
  1087. qdf_ether_header_t *eh;
  1088. struct hal_rx_msdu_metadata msdu_metadata;
  1089. uint16_t sa_idx = 0;
  1090. bool is_eapol;
  1091. bool enh_flag;
  1092. qdf_nbuf_set_rx_chfrag_start(nbuf,
  1093. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1094. rx_tlv_hdr));
  1095. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1096. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1097. rx_tlv_hdr));
  1098. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1099. rx_tlv_hdr));
  1100. qdf_nbuf_set_da_valid(nbuf,
  1101. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1102. rx_tlv_hdr));
  1103. qdf_nbuf_set_sa_valid(nbuf,
  1104. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1105. rx_tlv_hdr));
  1106. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1107. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1108. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1109. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1110. if (dp_rx_check_pkt_len(soc, pkt_len))
  1111. goto drop_nbuf;
  1112. /* Set length in nbuf */
  1113. qdf_nbuf_set_pktlen(
  1114. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1115. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1116. }
  1117. /*
  1118. * Check if DMA completed -- msdu_done is the last bit
  1119. * to be written
  1120. */
  1121. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1122. dp_err_rl("MSDU DONE failure");
  1123. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1124. QDF_TRACE_LEVEL_INFO);
  1125. qdf_assert(0);
  1126. }
  1127. if (!peer &&
  1128. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1129. rx_tlv_hdr, nbuf))
  1130. return QDF_STATUS_E_FAILURE;
  1131. if (!peer) {
  1132. bool mpdu_done = false;
  1133. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1134. if (!pdev) {
  1135. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1136. return QDF_STATUS_E_FAILURE;
  1137. }
  1138. dp_err_rl("peer is NULL");
  1139. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1140. qdf_nbuf_len(nbuf));
  1141. /* QCN9000 has the support enabled */
  1142. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1143. mpdu_done = true;
  1144. nbuf->next = NULL;
  1145. /* Trigger invalid peer handler wrapper */
  1146. dp_rx_process_invalid_peer_wrapper(soc,
  1147. nbuf, mpdu_done, pool_id);
  1148. } else {
  1149. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  1150. /* Trigger invalid peer handler wrapper */
  1151. dp_rx_process_invalid_peer_wrapper(soc,
  1152. pdev->invalid_peer_head_msdu,
  1153. mpdu_done, pool_id);
  1154. }
  1155. if (mpdu_done) {
  1156. pdev->invalid_peer_head_msdu = NULL;
  1157. pdev->invalid_peer_tail_msdu = NULL;
  1158. }
  1159. return QDF_STATUS_E_FAILURE;
  1160. }
  1161. vdev = peer->vdev;
  1162. if (!vdev) {
  1163. dp_err_rl("Null vdev!");
  1164. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1165. goto drop_nbuf;
  1166. }
  1167. /*
  1168. * Advance the packet start pointer by total size of
  1169. * pre-header TLV's
  1170. */
  1171. if (qdf_nbuf_is_frag(nbuf))
  1172. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1173. else
  1174. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1175. soc->rx_pkt_tlv_size));
  1176. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1177. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1178. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1179. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1180. if ((sa_idx < 0) ||
  1181. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1182. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1183. goto drop_nbuf;
  1184. }
  1185. }
  1186. if ((!soc->mec_fw_offload) &&
  1187. dp_rx_mcast_echo_check(soc, peer, rx_tlv_hdr, nbuf)) {
  1188. /* this is a looped back MCBC pkt, drop it */
  1189. DP_STATS_INC_PKT(peer, rx.mec_drop, 1,
  1190. qdf_nbuf_len(nbuf));
  1191. goto drop_nbuf;
  1192. }
  1193. /*
  1194. * In qwrap mode if the received packet matches with any of the vdev
  1195. * mac addresses, drop it. Donot receive multicast packets originated
  1196. * from any proxysta.
  1197. */
  1198. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1199. DP_STATS_INC_PKT(peer, rx.mec_drop, 1, qdf_nbuf_len(nbuf));
  1200. goto drop_nbuf;
  1201. }
  1202. if (qdf_unlikely((peer->nawds_enabled == true) &&
  1203. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1204. rx_tlv_hdr))) {
  1205. dp_err_rl("free buffer for multicast packet");
  1206. DP_STATS_INC(peer, rx.nawds_mcast_drop, 1);
  1207. goto drop_nbuf;
  1208. }
  1209. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer)) {
  1210. dp_err_rl("mcast Policy Check Drop pkt");
  1211. DP_STATS_INC(peer, rx.policy_check_drop, 1);
  1212. goto drop_nbuf;
  1213. }
  1214. /* WDS Source Port Learning */
  1215. if (!soc->ast_offload_support &&
  1216. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1217. vdev->wds_enabled))
  1218. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, peer, nbuf,
  1219. msdu_metadata);
  1220. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1221. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1222. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1223. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  1224. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1225. }
  1226. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1227. if (!peer->authorize) {
  1228. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1229. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1230. if (is_eapol) {
  1231. if (qdf_mem_cmp(eh->ether_dhost,
  1232. &vdev->mac_addr.raw[0],
  1233. QDF_MAC_ADDR_SIZE))
  1234. goto drop_nbuf;
  1235. } else {
  1236. goto drop_nbuf;
  1237. }
  1238. }
  1239. /*
  1240. * Drop packets in this path if cce_match is found. Packets will come
  1241. * in following path depending on whether tidQ is setup.
  1242. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1243. * cce_match = 1
  1244. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1245. * dropped.
  1246. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1247. * cce_match = 1
  1248. * These packets need to be dropped and should not get delivered
  1249. * to stack.
  1250. */
  1251. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr))) {
  1252. goto drop_nbuf;
  1253. }
  1254. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1255. qdf_nbuf_set_next(nbuf, NULL);
  1256. dp_rx_deliver_raw(vdev, nbuf, peer);
  1257. } else {
  1258. enh_flag = vdev->pdev->enhanced_stats_en;
  1259. qdf_nbuf_set_next(nbuf, NULL);
  1260. DP_PEER_TO_STACK_INCC_PKT(peer, 1, qdf_nbuf_len(nbuf),
  1261. enh_flag);
  1262. /*
  1263. * Update the protocol tag in SKB based on
  1264. * CCE metadata
  1265. */
  1266. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1267. EXCEPTION_DEST_RING_ID,
  1268. true, true);
  1269. /* Update the flow tag in SKB based on FSE metadata */
  1270. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1271. rx_tlv_hdr, true);
  1272. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1273. soc->hal_soc, rx_tlv_hdr) &&
  1274. (vdev->rx_decap_type ==
  1275. htt_cmn_pkt_type_ethernet))) {
  1276. DP_PEER_MC_INCC_PKT(peer, 1, qdf_nbuf_len(nbuf),
  1277. enh_flag);
  1278. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1279. DP_PEER_BC_INCC_PKT(peer, 1, qdf_nbuf_len(nbuf),
  1280. enh_flag);
  1281. }
  1282. qdf_nbuf_set_exc_frame(nbuf, 1);
  1283. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1284. }
  1285. return QDF_STATUS_SUCCESS;
  1286. drop_nbuf:
  1287. qdf_nbuf_free(nbuf);
  1288. return QDF_STATUS_E_FAILURE;
  1289. }
  1290. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1291. /**
  1292. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1293. * frames to OS or wifi parse errors.
  1294. * @soc: core DP main context
  1295. * @nbuf: buffer pointer
  1296. * @rx_tlv_hdr: start of rx tlv header
  1297. * @peer: peer reference
  1298. * @err_code: rxdma err code
  1299. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1300. * pool_id has same mapping)
  1301. *
  1302. * Return: None
  1303. */
  1304. void
  1305. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1306. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1307. uint8_t err_code, uint8_t mac_id)
  1308. {
  1309. uint32_t pkt_len, l2_hdr_offset;
  1310. uint16_t msdu_len;
  1311. struct dp_vdev *vdev;
  1312. qdf_ether_header_t *eh;
  1313. bool is_broadcast;
  1314. /*
  1315. * Check if DMA completed -- msdu_done is the last bit
  1316. * to be written
  1317. */
  1318. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1319. dp_err_rl("MSDU DONE failure");
  1320. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1321. QDF_TRACE_LEVEL_INFO);
  1322. qdf_assert(0);
  1323. }
  1324. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1325. rx_tlv_hdr);
  1326. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1327. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1328. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1329. /* Drop & free packet */
  1330. qdf_nbuf_free(nbuf);
  1331. return;
  1332. }
  1333. /* Set length in nbuf */
  1334. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1335. qdf_nbuf_set_next(nbuf, NULL);
  1336. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1337. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1338. if (!peer) {
  1339. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "peer is NULL");
  1340. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1341. qdf_nbuf_len(nbuf));
  1342. /* Trigger invalid peer handler wrapper */
  1343. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1344. return;
  1345. }
  1346. vdev = peer->vdev;
  1347. if (!vdev) {
  1348. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1349. vdev);
  1350. /* Drop & free packet */
  1351. qdf_nbuf_free(nbuf);
  1352. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1353. return;
  1354. }
  1355. /*
  1356. * Advance the packet start pointer by total size of
  1357. * pre-header TLV's
  1358. */
  1359. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1360. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1361. uint8_t *pkt_type;
  1362. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1363. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1364. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1365. htons(QDF_LLC_STP)) {
  1366. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1367. goto process_mesh;
  1368. } else {
  1369. goto process_rx;
  1370. }
  1371. }
  1372. }
  1373. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1374. goto process_mesh;
  1375. /*
  1376. * WAPI cert AP sends rekey frames as unencrypted.
  1377. * Thus RXDMA will report unencrypted frame error.
  1378. * To pass WAPI cert case, SW needs to pass unencrypted
  1379. * rekey frame to stack.
  1380. */
  1381. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1382. goto process_rx;
  1383. }
  1384. /*
  1385. * In dynamic WEP case rekey frames are not encrypted
  1386. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1387. * key install is already done
  1388. */
  1389. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1390. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1391. goto process_rx;
  1392. process_mesh:
  1393. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1394. qdf_nbuf_free(nbuf);
  1395. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1396. return;
  1397. }
  1398. if (vdev->mesh_vdev) {
  1399. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1400. == QDF_STATUS_SUCCESS) {
  1401. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1402. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1403. qdf_nbuf_free(nbuf);
  1404. return;
  1405. }
  1406. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  1407. }
  1408. process_rx:
  1409. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1410. rx_tlv_hdr) &&
  1411. (vdev->rx_decap_type ==
  1412. htt_cmn_pkt_type_ethernet))) {
  1413. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1414. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1415. (eh->ether_dhost)) ? 1 : 0 ;
  1416. DP_STATS_INC_PKT(peer, rx.multicast, 1, qdf_nbuf_len(nbuf));
  1417. if (is_broadcast) {
  1418. DP_STATS_INC_PKT(peer, rx.bcast, 1,
  1419. qdf_nbuf_len(nbuf));
  1420. }
  1421. }
  1422. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1423. dp_rx_deliver_raw(vdev, nbuf, peer);
  1424. } else {
  1425. /* Update the protocol tag in SKB based on CCE metadata */
  1426. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1427. EXCEPTION_DEST_RING_ID, true, true);
  1428. /* Update the flow tag in SKB based on FSE metadata */
  1429. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1430. DP_STATS_INC(peer, rx.to_stack.num, 1);
  1431. qdf_nbuf_set_exc_frame(nbuf, 1);
  1432. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1433. }
  1434. return;
  1435. }
  1436. /**
  1437. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1438. * @soc: core DP main context
  1439. * @nbuf: buffer pointer
  1440. * @rx_tlv_hdr: start of rx tlv header
  1441. * @peer: peer handle
  1442. *
  1443. * return: void
  1444. */
  1445. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1446. uint8_t *rx_tlv_hdr, struct dp_peer *peer)
  1447. {
  1448. struct dp_vdev *vdev = NULL;
  1449. struct dp_pdev *pdev = NULL;
  1450. struct ol_if_ops *tops = NULL;
  1451. uint16_t rx_seq, fragno;
  1452. uint8_t is_raw;
  1453. unsigned int tid;
  1454. QDF_STATUS status;
  1455. struct cdp_rx_mic_err_info mic_failure_info;
  1456. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1457. rx_tlv_hdr))
  1458. return;
  1459. if (!peer) {
  1460. dp_info_rl("peer not found");
  1461. goto fail;
  1462. }
  1463. vdev = peer->vdev;
  1464. if (!vdev) {
  1465. dp_info_rl("VDEV not found");
  1466. goto fail;
  1467. }
  1468. pdev = vdev->pdev;
  1469. if (!pdev) {
  1470. dp_info_rl("PDEV not found");
  1471. goto fail;
  1472. }
  1473. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1474. if (is_raw) {
  1475. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1476. qdf_nbuf_data(nbuf));
  1477. /* Can get only last fragment */
  1478. if (fragno) {
  1479. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1480. qdf_nbuf_data(nbuf));
  1481. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1482. qdf_nbuf_data(nbuf));
  1483. status = dp_rx_defrag_add_last_frag(soc, peer,
  1484. tid, rx_seq, nbuf);
  1485. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1486. "status %d !", rx_seq, fragno, status);
  1487. return;
  1488. }
  1489. }
  1490. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1491. &mic_failure_info.da_mac_addr.bytes[0])) {
  1492. dp_err_rl("Failed to get da_mac_addr");
  1493. goto fail;
  1494. }
  1495. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1496. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1497. dp_err_rl("Failed to get ta_mac_addr");
  1498. goto fail;
  1499. }
  1500. mic_failure_info.key_id = 0;
  1501. mic_failure_info.multicast =
  1502. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1503. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1504. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1505. mic_failure_info.data = NULL;
  1506. mic_failure_info.vdev_id = vdev->vdev_id;
  1507. tops = pdev->soc->cdp_soc.ol_ops;
  1508. if (tops->rx_mic_error)
  1509. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1510. &mic_failure_info);
  1511. fail:
  1512. qdf_nbuf_free(nbuf);
  1513. return;
  1514. }
  1515. /*
  1516. * dp_rx_deliver_to_osif_stack() - function to deliver rx pkts to stack
  1517. * @soc: DP soc
  1518. * @vdv: DP vdev handle
  1519. * @peer: pointer to the peer object
  1520. * @nbuf: skb list head
  1521. * @tail: skb list tail
  1522. * @is_eapol: eapol pkt check
  1523. *
  1524. * Return: None
  1525. */
  1526. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1527. static inline void
  1528. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  1529. struct dp_vdev *vdev,
  1530. struct dp_peer *peer,
  1531. qdf_nbuf_t nbuf,
  1532. qdf_nbuf_t tail,
  1533. bool is_eapol)
  1534. {
  1535. if (is_eapol && soc->eapol_over_control_port)
  1536. dp_rx_eapol_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1537. else
  1538. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1539. }
  1540. #else
  1541. static inline void
  1542. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  1543. struct dp_vdev *vdev,
  1544. struct dp_peer *peer,
  1545. qdf_nbuf_t nbuf,
  1546. qdf_nbuf_t tail,
  1547. bool is_eapol)
  1548. {
  1549. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1550. }
  1551. #endif
  1552. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1553. defined(WLAN_MCAST_MLO)
  1554. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1555. struct dp_vdev *vdev,
  1556. struct dp_peer *peer,
  1557. qdf_nbuf_t nbuf)
  1558. {
  1559. if (soc->arch_ops.dp_rx_mcast_handler) {
  1560. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1561. return true;
  1562. }
  1563. return false;
  1564. }
  1565. #else
  1566. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1567. struct dp_vdev *vdev,
  1568. struct dp_peer *peer,
  1569. qdf_nbuf_t nbuf)
  1570. {
  1571. return false;
  1572. }
  1573. #endif
  1574. /**
  1575. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1576. * Free any other packet which comes in
  1577. * this path.
  1578. *
  1579. * @soc: core DP main context
  1580. * @nbuf: buffer pointer
  1581. * @peer: peer handle
  1582. * @rx_tlv_hdr: start of rx tlv header
  1583. * @err_src: rxdma/reo
  1584. *
  1585. * This function indicates EAPOL frame received in wbm error ring to stack.
  1586. * Any other frame should be dropped.
  1587. *
  1588. * Return: SUCCESS if delivered to stack
  1589. */
  1590. static void
  1591. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1592. struct dp_peer *peer, uint8_t *rx_tlv_hdr,
  1593. enum hal_rx_wbm_error_source err_src)
  1594. {
  1595. uint32_t pkt_len;
  1596. uint16_t msdu_len;
  1597. struct dp_vdev *vdev;
  1598. struct hal_rx_msdu_metadata msdu_metadata;
  1599. bool is_eapol;
  1600. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1601. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1602. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1603. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1604. if (dp_rx_check_pkt_len(soc, pkt_len))
  1605. goto drop_nbuf;
  1606. /* Set length in nbuf */
  1607. qdf_nbuf_set_pktlen(
  1608. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1609. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1610. }
  1611. /*
  1612. * Check if DMA completed -- msdu_done is the last bit
  1613. * to be written
  1614. */
  1615. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1616. dp_err_rl("MSDU DONE failure");
  1617. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1618. QDF_TRACE_LEVEL_INFO);
  1619. qdf_assert(0);
  1620. }
  1621. if (!peer)
  1622. goto drop_nbuf;
  1623. vdev = peer->vdev;
  1624. if (!vdev) {
  1625. dp_err_rl("Null vdev!");
  1626. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1627. goto drop_nbuf;
  1628. }
  1629. /*
  1630. * Advance the packet start pointer by total size of
  1631. * pre-header TLV's
  1632. */
  1633. if (qdf_nbuf_is_frag(nbuf))
  1634. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1635. else
  1636. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1637. soc->rx_pkt_tlv_size));
  1638. if (dp_rx_igmp_handler(soc, vdev, peer, nbuf))
  1639. return;
  1640. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1641. /*
  1642. * Indicate EAPOL frame to stack only when vap mac address
  1643. * matches the destination address.
  1644. */
  1645. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1646. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1647. qdf_ether_header_t *eh =
  1648. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1649. if (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  1650. QDF_MAC_ADDR_SIZE) == 0) {
  1651. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1652. qdf_nbuf_len(nbuf));
  1653. /*
  1654. * Update the protocol tag in SKB based on
  1655. * CCE metadata.
  1656. */
  1657. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1658. EXCEPTION_DEST_RING_ID,
  1659. true, true);
  1660. /* Update the flow tag in SKB based on FSE metadata */
  1661. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1662. true);
  1663. DP_PEER_TO_STACK_INCC_PKT(peer, 1, qdf_nbuf_len(nbuf),
  1664. vdev->pdev->enhanced_stats_en);
  1665. qdf_nbuf_set_exc_frame(nbuf, 1);
  1666. qdf_nbuf_set_next(nbuf, NULL);
  1667. dp_rx_deliver_to_osif_stack(soc, vdev, peer, nbuf,
  1668. NULL, is_eapol);
  1669. return;
  1670. }
  1671. }
  1672. drop_nbuf:
  1673. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1674. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1675. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1676. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1677. qdf_nbuf_free(nbuf);
  1678. }
  1679. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1680. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1681. /**
  1682. * dp_rx_link_cookie_check() - Validate link desc cookie
  1683. * @ring_desc: ring descriptor
  1684. *
  1685. * Return: qdf status
  1686. */
  1687. static inline QDF_STATUS
  1688. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1689. {
  1690. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1691. return QDF_STATUS_E_FAILURE;
  1692. return QDF_STATUS_SUCCESS;
  1693. }
  1694. /**
  1695. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1696. * @ring_desc: ring descriptor
  1697. *
  1698. * Return: None
  1699. */
  1700. static inline void
  1701. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1702. {
  1703. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1704. }
  1705. #else
  1706. static inline QDF_STATUS
  1707. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1708. {
  1709. return QDF_STATUS_SUCCESS;
  1710. }
  1711. static inline void
  1712. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1713. {
  1714. }
  1715. #endif
  1716. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1717. /**
  1718. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1719. * @soc: Datapath soc structure
  1720. * @paddr: paddr of the buffer in RX err ring
  1721. * @sw_cookie: SW cookie of the buffer in RX err ring
  1722. * @rbm: Return buffer manager of the buffer in RX err ring
  1723. *
  1724. * Returns: None
  1725. */
  1726. static inline void
  1727. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1728. uint32_t sw_cookie, uint8_t rbm)
  1729. {
  1730. struct dp_buf_info_record *record;
  1731. uint32_t idx;
  1732. if (qdf_unlikely(!soc->rx_err_ring_history))
  1733. return;
  1734. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1735. DP_RX_ERR_HIST_MAX);
  1736. /* No NULL check needed for record since its an array */
  1737. record = &soc->rx_err_ring_history->entry[idx];
  1738. record->timestamp = qdf_get_log_timestamp();
  1739. record->hbi.paddr = paddr;
  1740. record->hbi.sw_cookie = sw_cookie;
  1741. record->hbi.rbm = rbm;
  1742. }
  1743. #else
  1744. static inline void
  1745. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1746. uint32_t sw_cookie, uint8_t rbm)
  1747. {
  1748. }
  1749. #endif
  1750. #ifdef HANDLE_RX_REROUTE_ERR
  1751. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1752. hal_ring_desc_t ring_desc)
  1753. {
  1754. int lmac_id = DP_INVALID_LMAC_ID;
  1755. struct dp_rx_desc *rx_desc;
  1756. struct hal_buf_info hbi;
  1757. struct dp_pdev *pdev;
  1758. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1759. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1760. /* sanity */
  1761. if (!rx_desc) {
  1762. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1763. goto assert_return;
  1764. }
  1765. if (!rx_desc->nbuf)
  1766. goto assert_return;
  1767. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1768. hbi.sw_cookie,
  1769. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1770. ring_desc));
  1771. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1772. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1773. rx_desc->in_err_state = 1;
  1774. goto assert_return;
  1775. }
  1776. /* After this point the rx_desc and nbuf are valid */
  1777. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1778. qdf_assert_always(!rx_desc->unmapped);
  1779. dp_ipa_handle_rx_buf_smmu_mapping(soc,
  1780. rx_desc->nbuf,
  1781. RX_DATA_BUFFER_SIZE,
  1782. false);
  1783. qdf_nbuf_unmap_nbytes_single(soc->osdev,
  1784. rx_desc->nbuf,
  1785. QDF_DMA_FROM_DEVICE,
  1786. RX_DATA_BUFFER_SIZE);
  1787. rx_desc->unmapped = 1;
  1788. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1789. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1790. rx_desc->pool_id);
  1791. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1792. lmac_id = rx_desc->pool_id;
  1793. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1794. &pdev->free_list_tail,
  1795. rx_desc);
  1796. return lmac_id;
  1797. assert_return:
  1798. qdf_assert(0);
  1799. return lmac_id;
  1800. }
  1801. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1802. {
  1803. int ret;
  1804. uint64_t cur_time_stamp;
  1805. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1806. /* Recover if overall error count exceeds threshold */
  1807. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1808. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1809. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1810. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1811. soc->rx_route_err_start_pkt_ts);
  1812. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1813. }
  1814. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1815. if (!soc->rx_route_err_start_pkt_ts)
  1816. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1817. /* Recover if threshold number of packets received in threshold time */
  1818. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1819. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1820. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1821. if (soc->rx_route_err_in_window >
  1822. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1823. qdf_trigger_self_recovery(NULL,
  1824. QDF_RX_REG_PKT_ROUTE_ERR);
  1825. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1826. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1827. soc->rx_route_err_start_pkt_ts);
  1828. } else {
  1829. soc->rx_route_err_in_window = 1;
  1830. }
  1831. } else {
  1832. soc->rx_route_err_in_window++;
  1833. }
  1834. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1835. return ret;
  1836. }
  1837. #else /* HANDLE_RX_REROUTE_ERR */
  1838. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1839. {
  1840. qdf_assert_always(0);
  1841. return DP_INVALID_LMAC_ID;
  1842. }
  1843. #endif /* HANDLE_RX_REROUTE_ERR */
  1844. /**
  1845. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  1846. * for this frame received in REO error ring.
  1847. * @soc: Datapath SOC handle
  1848. * @error: REO error detected or not
  1849. * @error_code: Error code in case of REO error
  1850. *
  1851. * Return: true if pn check if needed in software,
  1852. * false, if pn check if not needed.
  1853. */
  1854. static inline bool
  1855. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  1856. uint32_t error_code)
  1857. {
  1858. return (soc->features.pn_in_reo_dest &&
  1859. (error == HAL_REO_ERROR_DETECTED &&
  1860. (hal_rx_reo_is_2k_jump(error_code) ||
  1861. hal_rx_reo_is_oor_error(error_code) ||
  1862. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  1863. }
  1864. uint32_t
  1865. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1866. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1867. {
  1868. hal_ring_desc_t ring_desc;
  1869. hal_soc_handle_t hal_soc;
  1870. uint32_t count = 0;
  1871. uint32_t rx_bufs_used = 0;
  1872. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1873. uint8_t mac_id = 0;
  1874. uint8_t buf_type;
  1875. uint8_t err_status;
  1876. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1877. struct hal_buf_info hbi;
  1878. struct dp_pdev *dp_pdev;
  1879. struct dp_srng *dp_rxdma_srng;
  1880. struct rx_desc_pool *rx_desc_pool;
  1881. void *link_desc_va;
  1882. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1883. uint16_t num_msdus;
  1884. struct dp_rx_desc *rx_desc = NULL;
  1885. QDF_STATUS status;
  1886. bool ret;
  1887. uint32_t error_code = 0;
  1888. bool sw_pn_check_needed;
  1889. /* Debug -- Remove later */
  1890. qdf_assert(soc && hal_ring_hdl);
  1891. hal_soc = soc->hal_soc;
  1892. /* Debug -- Remove later */
  1893. qdf_assert(hal_soc);
  1894. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1895. /* TODO */
  1896. /*
  1897. * Need API to convert from hal_ring pointer to
  1898. * Ring Type / Ring Id combo
  1899. */
  1900. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1901. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1902. hal_ring_hdl);
  1903. goto done;
  1904. }
  1905. while (qdf_likely(quota-- && (ring_desc =
  1906. hal_srng_dst_peek(hal_soc,
  1907. hal_ring_hdl)))) {
  1908. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1909. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  1910. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1911. if (err_status == HAL_REO_ERROR_DETECTED)
  1912. error_code = hal_rx_get_reo_error_code(hal_soc,
  1913. ring_desc);
  1914. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  1915. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1916. err_status,
  1917. error_code);
  1918. if (!sw_pn_check_needed) {
  1919. /*
  1920. * MPDU desc info will be present in the REO desc
  1921. * only in the below scenarios
  1922. * 1) pn_in_dest_disabled: always
  1923. * 2) pn_in_dest enabled: All cases except 2k-jup
  1924. * and OOR errors
  1925. */
  1926. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  1927. &mpdu_desc_info);
  1928. }
  1929. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  1930. goto next_entry;
  1931. /*
  1932. * For REO error ring, only MSDU LINK DESC is expected.
  1933. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  1934. */
  1935. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  1936. int lmac_id;
  1937. lmac_id = dp_rx_err_exception(soc, ring_desc);
  1938. if (lmac_id >= 0)
  1939. rx_bufs_reaped[lmac_id] += 1;
  1940. goto next_entry;
  1941. }
  1942. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1943. &hbi);
  1944. /*
  1945. * check for the magic number in the sw cookie
  1946. */
  1947. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  1948. soc->link_desc_id_start);
  1949. status = dp_rx_link_cookie_check(ring_desc);
  1950. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1951. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1952. break;
  1953. }
  1954. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1955. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  1956. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1957. &num_msdus);
  1958. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  1959. msdu_list.sw_cookie[0],
  1960. msdu_list.rbm[0]);
  1961. // TODO - BE- Check if the RBM is to be checked for all chips
  1962. if (qdf_unlikely((msdu_list.rbm[0] !=
  1963. dp_rx_get_rx_bm_id(soc)) &&
  1964. (msdu_list.rbm[0] !=
  1965. soc->idle_link_bm_id) &&
  1966. (msdu_list.rbm[0] !=
  1967. dp_rx_get_defrag_bm_id(soc)))) {
  1968. /* TODO */
  1969. /* Call appropriate handler */
  1970. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1971. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1972. dp_rx_err_err("%pK: Invalid RBM %d",
  1973. soc, msdu_list.rbm[0]);
  1974. }
  1975. /* Return link descriptor through WBM ring (SW2WBM)*/
  1976. dp_rx_link_desc_return(soc, ring_desc,
  1977. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  1978. goto next_entry;
  1979. }
  1980. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1981. soc,
  1982. msdu_list.sw_cookie[0]);
  1983. qdf_assert_always(rx_desc);
  1984. mac_id = rx_desc->pool_id;
  1985. if (sw_pn_check_needed) {
  1986. goto process_reo_error_code;
  1987. }
  1988. if (mpdu_desc_info.bar_frame) {
  1989. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  1990. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  1991. &mpdu_desc_info, err_status,
  1992. error_code);
  1993. rx_bufs_reaped[mac_id] += 1;
  1994. goto next_entry;
  1995. }
  1996. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  1997. /*
  1998. * We only handle one msdu per link desc for fragmented
  1999. * case. We drop the msdus and release the link desc
  2000. * back if there are more than one msdu in link desc.
  2001. */
  2002. if (qdf_unlikely(num_msdus > 1)) {
  2003. count = dp_rx_msdus_drop(soc, ring_desc,
  2004. &mpdu_desc_info,
  2005. &mac_id, quota);
  2006. rx_bufs_reaped[mac_id] += count;
  2007. goto next_entry;
  2008. }
  2009. /*
  2010. * this is a unlikely scenario where the host is reaping
  2011. * a descriptor which it already reaped just a while ago
  2012. * but is yet to replenish it back to HW.
  2013. * In this case host will dump the last 128 descriptors
  2014. * including the software descriptor rx_desc and assert.
  2015. */
  2016. if (qdf_unlikely(!rx_desc->in_use)) {
  2017. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  2018. dp_info_rl("Reaping rx_desc not in use!");
  2019. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2020. ring_desc, rx_desc);
  2021. /* ignore duplicate RX desc and continue */
  2022. /* Pop out the descriptor */
  2023. goto next_entry;
  2024. }
  2025. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  2026. msdu_list.paddr[0]);
  2027. if (!ret) {
  2028. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2029. rx_desc->in_err_state = 1;
  2030. goto next_entry;
  2031. }
  2032. count = dp_rx_frag_handle(soc,
  2033. ring_desc, &mpdu_desc_info,
  2034. rx_desc, &mac_id, quota);
  2035. rx_bufs_reaped[mac_id] += count;
  2036. DP_STATS_INC(soc, rx.rx_frags, 1);
  2037. goto next_entry;
  2038. }
  2039. process_reo_error_code:
  2040. /*
  2041. * Expect REO errors to be handled after this point
  2042. */
  2043. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  2044. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  2045. switch (error_code) {
  2046. case HAL_REO_ERR_PN_CHECK_FAILED:
  2047. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2048. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2049. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2050. if (dp_pdev)
  2051. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2052. count = dp_rx_pn_error_handle(soc,
  2053. ring_desc,
  2054. &mpdu_desc_info, &mac_id,
  2055. quota);
  2056. rx_bufs_reaped[mac_id] += count;
  2057. break;
  2058. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2059. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2060. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2061. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2062. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2063. if (dp_pdev)
  2064. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2065. count = dp_rx_reo_err_entry_process(
  2066. soc,
  2067. ring_desc,
  2068. &mpdu_desc_info,
  2069. link_desc_va,
  2070. HAL_REO_ERR_REGULAR_FRAME_2K_JUMP);
  2071. rx_bufs_reaped[mac_id] += count;
  2072. break;
  2073. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2074. case HAL_REO_ERR_BAR_FRAME_OOR:
  2075. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2076. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2077. if (dp_pdev)
  2078. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2079. count = dp_rx_reo_err_entry_process(
  2080. soc,
  2081. ring_desc,
  2082. &mpdu_desc_info,
  2083. link_desc_va,
  2084. HAL_REO_ERR_REGULAR_FRAME_OOR);
  2085. rx_bufs_reaped[mac_id] += count;
  2086. break;
  2087. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2088. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2089. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2090. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2091. case HAL_REO_ERR_BA_DUPLICATE:
  2092. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2093. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2094. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2095. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2096. count = dp_rx_msdus_drop(soc, ring_desc,
  2097. &mpdu_desc_info,
  2098. &mac_id, quota);
  2099. rx_bufs_reaped[mac_id] += count;
  2100. break;
  2101. default:
  2102. /* Assert if unexpected error type */
  2103. qdf_assert_always(0);
  2104. }
  2105. next_entry:
  2106. dp_rx_link_cookie_invalidate(ring_desc);
  2107. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2108. }
  2109. done:
  2110. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2111. if (soc->rx.flags.defrag_timeout_check) {
  2112. uint32_t now_ms =
  2113. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2114. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2115. dp_rx_defrag_waitlist_flush(soc);
  2116. }
  2117. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2118. if (rx_bufs_reaped[mac_id]) {
  2119. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2120. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2121. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2122. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2123. rx_desc_pool,
  2124. rx_bufs_reaped[mac_id],
  2125. &dp_pdev->free_list_head,
  2126. &dp_pdev->free_list_tail);
  2127. rx_bufs_used += rx_bufs_reaped[mac_id];
  2128. }
  2129. }
  2130. return rx_bufs_used; /* Assume no scale factor for now */
  2131. }
  2132. #ifdef DROP_RXDMA_DECRYPT_ERR
  2133. /**
  2134. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2135. *
  2136. * Return: true if rxdma decrypt err frames are handled and false otheriwse
  2137. */
  2138. static inline bool dp_handle_rxdma_decrypt_err(void)
  2139. {
  2140. return false;
  2141. }
  2142. #else
  2143. static inline bool dp_handle_rxdma_decrypt_err(void)
  2144. {
  2145. return true;
  2146. }
  2147. #endif
  2148. static inline bool
  2149. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2150. {
  2151. /*
  2152. * Currently Null Queue and Unencrypted error handlers has support for
  2153. * SG. Other error handler do not deal with SG buffer.
  2154. */
  2155. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2156. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2157. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2158. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2159. return true;
  2160. return false;
  2161. }
  2162. uint32_t
  2163. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2164. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2165. {
  2166. hal_ring_desc_t ring_desc;
  2167. hal_soc_handle_t hal_soc;
  2168. struct dp_rx_desc *rx_desc;
  2169. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  2170. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  2171. uint32_t rx_bufs_used = 0;
  2172. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2173. uint8_t buf_type;
  2174. uint8_t mac_id;
  2175. struct dp_pdev *dp_pdev;
  2176. struct dp_srng *dp_rxdma_srng;
  2177. struct rx_desc_pool *rx_desc_pool;
  2178. uint8_t *rx_tlv_hdr;
  2179. qdf_nbuf_t nbuf_head = NULL;
  2180. qdf_nbuf_t nbuf_tail = NULL;
  2181. qdf_nbuf_t nbuf, next;
  2182. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2183. uint8_t pool_id;
  2184. uint8_t tid = 0;
  2185. uint8_t msdu_continuation = 0;
  2186. bool process_sg_buf = false;
  2187. uint32_t wbm_err_src;
  2188. /* Debug -- Remove later */
  2189. qdf_assert(soc && hal_ring_hdl);
  2190. hal_soc = soc->hal_soc;
  2191. /* Debug -- Remove later */
  2192. qdf_assert(hal_soc);
  2193. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2194. /* TODO */
  2195. /*
  2196. * Need API to convert from hal_ring pointer to
  2197. * Ring Type / Ring Id combo
  2198. */
  2199. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  2200. soc, hal_ring_hdl);
  2201. goto done;
  2202. }
  2203. while (qdf_likely(quota)) {
  2204. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2205. if (qdf_unlikely(!ring_desc))
  2206. break;
  2207. /* XXX */
  2208. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  2209. /*
  2210. * For WBM ring, expect only MSDU buffers
  2211. */
  2212. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  2213. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  2214. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  2215. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  2216. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  2217. ring_desc,
  2218. &rx_desc)) {
  2219. dp_rx_err_err("get rx desc from hal_desc failed");
  2220. continue;
  2221. }
  2222. qdf_assert_always(rx_desc);
  2223. if (!dp_rx_desc_check_magic(rx_desc)) {
  2224. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  2225. soc, rx_desc);
  2226. continue;
  2227. }
  2228. /*
  2229. * this is a unlikely scenario where the host is reaping
  2230. * a descriptor which it already reaped just a while ago
  2231. * but is yet to replenish it back to HW.
  2232. * In this case host will dump the last 128 descriptors
  2233. * including the software descriptor rx_desc and assert.
  2234. */
  2235. if (qdf_unlikely(!rx_desc->in_use)) {
  2236. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  2237. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2238. ring_desc, rx_desc);
  2239. continue;
  2240. }
  2241. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  2242. nbuf = rx_desc->nbuf;
  2243. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2244. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2245. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf,
  2246. rx_desc_pool->buf_size,
  2247. false);
  2248. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  2249. QDF_DMA_FROM_DEVICE,
  2250. rx_desc_pool->buf_size);
  2251. rx_desc->unmapped = 1;
  2252. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2253. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  2254. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  2255. /* SG is detected from continuation bit */
  2256. msdu_continuation =
  2257. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  2258. ring_desc);
  2259. if (msdu_continuation &&
  2260. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  2261. /* Update length from first buffer in SG */
  2262. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  2263. hal_rx_msdu_start_msdu_len_get(
  2264. soc->hal_soc,
  2265. qdf_nbuf_data(nbuf));
  2266. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  2267. }
  2268. if (msdu_continuation) {
  2269. /* MSDU continued packets */
  2270. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  2271. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2272. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2273. } else {
  2274. /* This is the terminal packet in SG */
  2275. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  2276. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  2277. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2278. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2279. process_sg_buf = true;
  2280. }
  2281. }
  2282. /*
  2283. * save the wbm desc info in nbuf TLV. We will need this
  2284. * info when we do the actual nbuf processing
  2285. */
  2286. wbm_err_info.pool_id = rx_desc->pool_id;
  2287. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2288. qdf_nbuf_data(nbuf),
  2289. (uint8_t *)&wbm_err_info,
  2290. sizeof(wbm_err_info));
  2291. rx_bufs_reaped[rx_desc->pool_id]++;
  2292. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  2293. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  2294. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  2295. nbuf);
  2296. if (process_sg_buf) {
  2297. if (!dp_rx_buffer_pool_refill(
  2298. soc,
  2299. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2300. rx_desc->pool_id))
  2301. DP_RX_MERGE_TWO_LIST(
  2302. nbuf_head, nbuf_tail,
  2303. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2304. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  2305. dp_rx_wbm_sg_list_reset(soc);
  2306. process_sg_buf = false;
  2307. }
  2308. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  2309. rx_desc->pool_id)) {
  2310. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  2311. }
  2312. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2313. &tail[rx_desc->pool_id],
  2314. rx_desc);
  2315. /*
  2316. * if continuation bit is set then we have MSDU spread
  2317. * across multiple buffers, let us not decrement quota
  2318. * till we reap all buffers of that MSDU.
  2319. */
  2320. if (qdf_likely(!msdu_continuation))
  2321. quota -= 1;
  2322. }
  2323. done:
  2324. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2325. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2326. if (rx_bufs_reaped[mac_id]) {
  2327. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2328. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2329. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2330. rx_desc_pool, rx_bufs_reaped[mac_id],
  2331. &head[mac_id], &tail[mac_id]);
  2332. rx_bufs_used += rx_bufs_reaped[mac_id];
  2333. }
  2334. }
  2335. nbuf = nbuf_head;
  2336. while (nbuf) {
  2337. struct dp_peer *peer;
  2338. uint16_t peer_id;
  2339. uint8_t err_code;
  2340. uint8_t *tlv_hdr;
  2341. uint32_t peer_meta_data;
  2342. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2343. /*
  2344. * retrieve the wbm desc info from nbuf TLV, so we can
  2345. * handle error cases appropriately
  2346. */
  2347. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2348. (uint8_t *)&wbm_err_info,
  2349. sizeof(wbm_err_info));
  2350. peer_meta_data = hal_rx_mpdu_peer_meta_data_get(soc->hal_soc,
  2351. rx_tlv_hdr);
  2352. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2353. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2354. if (!peer)
  2355. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  2356. peer_id, wbm_err_info.wbm_err_src,
  2357. wbm_err_info.reo_psh_rsn);
  2358. /* Set queue_mapping in nbuf to 0 */
  2359. dp_set_rx_queue(nbuf, 0);
  2360. next = nbuf->next;
  2361. /*
  2362. * Form the SG for msdu continued buffers
  2363. * QCN9000 has this support
  2364. */
  2365. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2366. nbuf = dp_rx_sg_create(soc, nbuf);
  2367. next = nbuf->next;
  2368. /*
  2369. * SG error handling is not done correctly,
  2370. * drop SG frames for now.
  2371. */
  2372. qdf_nbuf_free(nbuf);
  2373. dp_info_rl("scattered msdu dropped");
  2374. nbuf = next;
  2375. if (peer)
  2376. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2377. continue;
  2378. }
  2379. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2380. if (wbm_err_info.reo_psh_rsn
  2381. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2382. DP_STATS_INC(soc,
  2383. rx.err.reo_error
  2384. [wbm_err_info.reo_err_code], 1);
  2385. /* increment @pdev level */
  2386. pool_id = wbm_err_info.pool_id;
  2387. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2388. if (dp_pdev)
  2389. DP_STATS_INC(dp_pdev, err.reo_error,
  2390. 1);
  2391. switch (wbm_err_info.reo_err_code) {
  2392. /*
  2393. * Handling for packets which have NULL REO
  2394. * queue descriptor
  2395. */
  2396. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2397. pool_id = wbm_err_info.pool_id;
  2398. dp_rx_null_q_desc_handle(soc, nbuf,
  2399. rx_tlv_hdr,
  2400. pool_id, peer);
  2401. break;
  2402. /* TODO */
  2403. /* Add per error code accounting */
  2404. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2405. if (peer)
  2406. DP_STATS_INC(peer,
  2407. rx.err.jump_2k_err,
  2408. 1);
  2409. pool_id = wbm_err_info.pool_id;
  2410. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2411. rx_tlv_hdr)) {
  2412. tid =
  2413. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2414. }
  2415. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2416. hal_rx_msdu_start_msdu_len_get(
  2417. soc->hal_soc, rx_tlv_hdr);
  2418. nbuf->next = NULL;
  2419. dp_2k_jump_handle(soc, nbuf,
  2420. rx_tlv_hdr,
  2421. peer_id, tid);
  2422. break;
  2423. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2424. if (peer)
  2425. DP_STATS_INC(peer,
  2426. rx.err.oor_err, 1);
  2427. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2428. rx_tlv_hdr)) {
  2429. tid =
  2430. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2431. }
  2432. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2433. hal_rx_msdu_start_msdu_len_get(
  2434. soc->hal_soc, rx_tlv_hdr);
  2435. nbuf->next = NULL;
  2436. dp_rx_oor_handle(soc, nbuf,
  2437. peer_id,
  2438. rx_tlv_hdr);
  2439. break;
  2440. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2441. case HAL_REO_ERR_BAR_FRAME_OOR:
  2442. if (peer)
  2443. dp_rx_err_handle_bar(soc,
  2444. peer,
  2445. nbuf);
  2446. qdf_nbuf_free(nbuf);
  2447. break;
  2448. case HAL_REO_ERR_PN_CHECK_FAILED:
  2449. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2450. if (peer)
  2451. DP_STATS_INC(peer,
  2452. rx.err.pn_err, 1);
  2453. qdf_nbuf_free(nbuf);
  2454. break;
  2455. default:
  2456. dp_info_rl("Got pkt with REO ERROR: %d",
  2457. wbm_err_info.reo_err_code);
  2458. qdf_nbuf_free(nbuf);
  2459. }
  2460. } else if (wbm_err_info.reo_psh_rsn
  2461. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2462. dp_rx_err_route_hdl(soc, nbuf, peer,
  2463. rx_tlv_hdr,
  2464. HAL_RX_WBM_ERR_SRC_REO);
  2465. } else {
  2466. /* should not enter here */
  2467. dp_rx_err_alert("invalid reo push reason %u",
  2468. wbm_err_info.reo_psh_rsn);
  2469. qdf_nbuf_free(nbuf);
  2470. qdf_assert_always(0);
  2471. }
  2472. } else if (wbm_err_info.wbm_err_src ==
  2473. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2474. if (wbm_err_info.rxdma_psh_rsn
  2475. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2476. DP_STATS_INC(soc,
  2477. rx.err.rxdma_error
  2478. [wbm_err_info.rxdma_err_code], 1);
  2479. /* increment @pdev level */
  2480. pool_id = wbm_err_info.pool_id;
  2481. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2482. if (dp_pdev)
  2483. DP_STATS_INC(dp_pdev,
  2484. err.rxdma_error, 1);
  2485. switch (wbm_err_info.rxdma_err_code) {
  2486. case HAL_RXDMA_ERR_UNENCRYPTED:
  2487. case HAL_RXDMA_ERR_WIFI_PARSE:
  2488. if (peer)
  2489. DP_STATS_INC(peer,
  2490. rx.err.rxdma_wifi_parse_err,
  2491. 1);
  2492. pool_id = wbm_err_info.pool_id;
  2493. dp_rx_process_rxdma_err(soc, nbuf,
  2494. rx_tlv_hdr,
  2495. peer,
  2496. wbm_err_info.
  2497. rxdma_err_code,
  2498. pool_id);
  2499. break;
  2500. case HAL_RXDMA_ERR_TKIP_MIC:
  2501. dp_rx_process_mic_error(soc, nbuf,
  2502. rx_tlv_hdr,
  2503. peer);
  2504. if (peer)
  2505. DP_STATS_INC(peer, rx.err.mic_err, 1);
  2506. break;
  2507. case HAL_RXDMA_ERR_DECRYPT:
  2508. if (peer) {
  2509. DP_STATS_INC(peer, rx.err.
  2510. decrypt_err, 1);
  2511. qdf_nbuf_free(nbuf);
  2512. break;
  2513. }
  2514. if (!dp_handle_rxdma_decrypt_err()) {
  2515. qdf_nbuf_free(nbuf);
  2516. break;
  2517. }
  2518. pool_id = wbm_err_info.pool_id;
  2519. err_code = wbm_err_info.rxdma_err_code;
  2520. tlv_hdr = rx_tlv_hdr;
  2521. dp_rx_process_rxdma_err(soc, nbuf,
  2522. tlv_hdr, NULL,
  2523. err_code,
  2524. pool_id);
  2525. break;
  2526. case HAL_RXDMA_MULTICAST_ECHO:
  2527. DP_STATS_INC_PKT(peer, rx.mec_drop, 1,
  2528. qdf_nbuf_len(nbuf));
  2529. qdf_nbuf_free(nbuf);
  2530. break;
  2531. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2532. pool_id = wbm_err_info.pool_id;
  2533. err_code = wbm_err_info.rxdma_err_code;
  2534. tlv_hdr = rx_tlv_hdr;
  2535. dp_rx_process_rxdma_err(soc, nbuf,
  2536. tlv_hdr, NULL,
  2537. err_code,
  2538. pool_id);
  2539. break;
  2540. default:
  2541. qdf_nbuf_free(nbuf);
  2542. dp_err_rl("RXDMA error %d",
  2543. wbm_err_info.rxdma_err_code);
  2544. }
  2545. } else if (wbm_err_info.rxdma_psh_rsn
  2546. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2547. dp_rx_err_route_hdl(soc, nbuf, peer,
  2548. rx_tlv_hdr,
  2549. HAL_RX_WBM_ERR_SRC_RXDMA);
  2550. } else if (wbm_err_info.rxdma_psh_rsn
  2551. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2552. dp_rx_err_err("rxdma push reason %u",
  2553. wbm_err_info.rxdma_psh_rsn);
  2554. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2555. qdf_nbuf_free(nbuf);
  2556. } else {
  2557. /* should not enter here */
  2558. dp_rx_err_alert("invalid rxdma push reason %u",
  2559. wbm_err_info.rxdma_psh_rsn);
  2560. qdf_nbuf_free(nbuf);
  2561. qdf_assert_always(0);
  2562. }
  2563. } else {
  2564. /* Should not come here */
  2565. qdf_assert(0);
  2566. }
  2567. if (peer)
  2568. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2569. nbuf = next;
  2570. }
  2571. return rx_bufs_used; /* Assume no scale factor for now */
  2572. }
  2573. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2574. /**
  2575. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2576. *
  2577. * @soc: core DP main context
  2578. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2579. * @rx_desc: void pointer to rx descriptor
  2580. *
  2581. * Return: void
  2582. */
  2583. static void dup_desc_dbg(struct dp_soc *soc,
  2584. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2585. void *rx_desc)
  2586. {
  2587. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2588. dp_rx_dump_info_and_assert(
  2589. soc,
  2590. soc->rx_rel_ring.hal_srng,
  2591. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2592. rx_desc);
  2593. }
  2594. /**
  2595. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2596. *
  2597. * @soc: core DP main context
  2598. * @mac_id: mac id which is one of 3 mac_ids
  2599. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2600. * @head: head of descs list to be freed
  2601. * @tail: tail of decs list to be freed
  2602. * Return: number of msdu in MPDU to be popped
  2603. */
  2604. static inline uint32_t
  2605. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2606. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2607. union dp_rx_desc_list_elem_t **head,
  2608. union dp_rx_desc_list_elem_t **tail)
  2609. {
  2610. void *rx_msdu_link_desc;
  2611. qdf_nbuf_t msdu;
  2612. qdf_nbuf_t last;
  2613. struct hal_rx_msdu_list msdu_list;
  2614. uint16_t num_msdus;
  2615. struct hal_buf_info buf_info;
  2616. uint32_t rx_bufs_used = 0;
  2617. uint32_t msdu_cnt;
  2618. uint32_t i;
  2619. uint8_t push_reason;
  2620. uint8_t rxdma_error_code = 0;
  2621. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2622. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2623. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2624. hal_rxdma_desc_t ring_desc;
  2625. struct rx_desc_pool *rx_desc_pool;
  2626. if (!pdev) {
  2627. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2628. soc, mac_id);
  2629. return rx_bufs_used;
  2630. }
  2631. msdu = 0;
  2632. last = NULL;
  2633. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2634. &buf_info, &msdu_cnt);
  2635. push_reason =
  2636. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2637. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2638. rxdma_error_code =
  2639. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2640. }
  2641. do {
  2642. rx_msdu_link_desc =
  2643. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2644. qdf_assert_always(rx_msdu_link_desc);
  2645. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2646. &msdu_list, &num_msdus);
  2647. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2648. /* if the msdus belongs to NSS offloaded radio &&
  2649. * the rbm is not SW1_BM then return the msdu_link
  2650. * descriptor without freeing the msdus (nbufs). let
  2651. * these buffers be given to NSS completion ring for
  2652. * NSS to free them.
  2653. * else iterate through the msdu link desc list and
  2654. * free each msdu in the list.
  2655. */
  2656. if (msdu_list.rbm[0] !=
  2657. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2658. wlan_cfg_get_dp_pdev_nss_enabled(
  2659. pdev->wlan_cfg_ctx))
  2660. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2661. else {
  2662. for (i = 0; i < num_msdus; i++) {
  2663. struct dp_rx_desc *rx_desc =
  2664. soc->arch_ops.
  2665. dp_rx_desc_cookie_2_va(
  2666. soc,
  2667. msdu_list.sw_cookie[i]);
  2668. qdf_assert_always(rx_desc);
  2669. msdu = rx_desc->nbuf;
  2670. /*
  2671. * this is a unlikely scenario
  2672. * where the host is reaping
  2673. * a descriptor which
  2674. * it already reaped just a while ago
  2675. * but is yet to replenish
  2676. * it back to HW.
  2677. * In this case host will dump
  2678. * the last 128 descriptors
  2679. * including the software descriptor
  2680. * rx_desc and assert.
  2681. */
  2682. ring_desc = rxdma_dst_ring_desc;
  2683. if (qdf_unlikely(!rx_desc->in_use)) {
  2684. dup_desc_dbg(soc,
  2685. ring_desc,
  2686. rx_desc);
  2687. continue;
  2688. }
  2689. rx_desc_pool = &soc->
  2690. rx_desc_buf[rx_desc->pool_id];
  2691. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2692. dp_ipa_handle_rx_buf_smmu_mapping(
  2693. soc, msdu,
  2694. rx_desc_pool->buf_size,
  2695. false);
  2696. qdf_nbuf_unmap_nbytes_single(
  2697. soc->osdev, msdu,
  2698. QDF_DMA_FROM_DEVICE,
  2699. rx_desc_pool->buf_size);
  2700. rx_desc->unmapped = 1;
  2701. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2702. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2703. soc, msdu);
  2704. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2705. rx_desc->pool_id);
  2706. rx_bufs_used++;
  2707. dp_rx_add_to_free_desc_list(head,
  2708. tail, rx_desc);
  2709. }
  2710. }
  2711. } else {
  2712. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2713. }
  2714. /*
  2715. * Store the current link buffer into to the local structure
  2716. * to be used for release purpose.
  2717. */
  2718. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2719. buf_info.paddr, buf_info.sw_cookie,
  2720. buf_info.rbm);
  2721. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2722. &buf_info);
  2723. dp_rx_link_desc_return_by_addr(soc,
  2724. (hal_buff_addrinfo_t)
  2725. rx_link_buf_info,
  2726. bm_action);
  2727. } while (buf_info.paddr);
  2728. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2729. if (pdev)
  2730. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2731. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2732. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2733. }
  2734. return rx_bufs_used;
  2735. }
  2736. uint32_t
  2737. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2738. uint32_t mac_id, uint32_t quota)
  2739. {
  2740. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2741. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2742. hal_soc_handle_t hal_soc;
  2743. void *err_dst_srng;
  2744. union dp_rx_desc_list_elem_t *head = NULL;
  2745. union dp_rx_desc_list_elem_t *tail = NULL;
  2746. struct dp_srng *dp_rxdma_srng;
  2747. struct rx_desc_pool *rx_desc_pool;
  2748. uint32_t work_done = 0;
  2749. uint32_t rx_bufs_used = 0;
  2750. if (!pdev)
  2751. return 0;
  2752. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2753. if (!err_dst_srng) {
  2754. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2755. soc, err_dst_srng);
  2756. return 0;
  2757. }
  2758. hal_soc = soc->hal_soc;
  2759. qdf_assert(hal_soc);
  2760. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2761. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2762. soc, err_dst_srng);
  2763. return 0;
  2764. }
  2765. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2766. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2767. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2768. rxdma_dst_ring_desc,
  2769. &head, &tail);
  2770. }
  2771. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2772. if (rx_bufs_used) {
  2773. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2774. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2775. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2776. } else {
  2777. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2778. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2779. }
  2780. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2781. rx_desc_pool, rx_bufs_used, &head, &tail);
  2782. work_done += rx_bufs_used;
  2783. }
  2784. return work_done;
  2785. }
  2786. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2787. static inline uint32_t
  2788. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2789. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2790. union dp_rx_desc_list_elem_t **head,
  2791. union dp_rx_desc_list_elem_t **tail)
  2792. {
  2793. void *rx_msdu_link_desc;
  2794. qdf_nbuf_t msdu;
  2795. qdf_nbuf_t last;
  2796. struct hal_rx_msdu_list msdu_list;
  2797. uint16_t num_msdus;
  2798. struct hal_buf_info buf_info;
  2799. uint32_t rx_bufs_used = 0, msdu_cnt, i;
  2800. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2801. struct rx_desc_pool *rx_desc_pool;
  2802. msdu = 0;
  2803. last = NULL;
  2804. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2805. &buf_info, &msdu_cnt);
  2806. do {
  2807. rx_msdu_link_desc =
  2808. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2809. if (!rx_msdu_link_desc) {
  2810. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2811. break;
  2812. }
  2813. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2814. &msdu_list, &num_msdus);
  2815. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2816. for (i = 0; i < num_msdus; i++) {
  2817. struct dp_rx_desc *rx_desc =
  2818. soc->arch_ops.dp_rx_desc_cookie_2_va(
  2819. soc,
  2820. msdu_list.sw_cookie[i]);
  2821. qdf_assert_always(rx_desc);
  2822. rx_desc_pool =
  2823. &soc->rx_desc_buf[rx_desc->pool_id];
  2824. msdu = rx_desc->nbuf;
  2825. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2826. dp_ipa_handle_rx_buf_smmu_mapping(
  2827. soc, msdu,
  2828. rx_desc_pool->buf_size,
  2829. false);
  2830. qdf_nbuf_unmap_nbytes_single(
  2831. soc->osdev,
  2832. msdu,
  2833. QDF_DMA_FROM_DEVICE,
  2834. rx_desc_pool->buf_size);
  2835. rx_desc->unmapped = 1;
  2836. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2837. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2838. rx_desc->pool_id);
  2839. rx_bufs_used++;
  2840. dp_rx_add_to_free_desc_list(head,
  2841. tail, rx_desc);
  2842. }
  2843. }
  2844. /*
  2845. * Store the current link buffer into to the local structure
  2846. * to be used for release purpose.
  2847. */
  2848. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2849. buf_info.paddr, buf_info.sw_cookie,
  2850. buf_info.rbm);
  2851. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2852. &buf_info);
  2853. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  2854. rx_link_buf_info,
  2855. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2856. } while (buf_info.paddr);
  2857. return rx_bufs_used;
  2858. }
  2859. /*
  2860. *
  2861. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  2862. *
  2863. * @soc: core DP main context
  2864. * @hal_desc: hal descriptor
  2865. * @buf_type: indicates if the buffer is of type link disc or msdu
  2866. * Return: None
  2867. *
  2868. * wbm_internal_error is seen in following scenarios :
  2869. *
  2870. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  2871. * 2. Null pointers detected during delinking process
  2872. *
  2873. * Some null pointer cases:
  2874. *
  2875. * a. MSDU buffer pointer is NULL
  2876. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  2877. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  2878. */
  2879. void
  2880. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  2881. uint32_t buf_type)
  2882. {
  2883. struct hal_buf_info buf_info = {0};
  2884. struct dp_rx_desc *rx_desc = NULL;
  2885. struct rx_desc_pool *rx_desc_pool;
  2886. uint32_t rx_bufs_reaped = 0;
  2887. union dp_rx_desc_list_elem_t *head = NULL;
  2888. union dp_rx_desc_list_elem_t *tail = NULL;
  2889. uint8_t pool_id;
  2890. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  2891. if (!buf_info.paddr) {
  2892. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  2893. return;
  2894. }
  2895. /* buffer_addr_info is the first element of ring_desc */
  2896. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  2897. &buf_info);
  2898. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  2899. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  2900. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  2901. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2902. soc,
  2903. buf_info.sw_cookie);
  2904. if (rx_desc && rx_desc->nbuf) {
  2905. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2906. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2907. dp_ipa_handle_rx_buf_smmu_mapping(
  2908. soc, rx_desc->nbuf,
  2909. rx_desc_pool->buf_size,
  2910. false);
  2911. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  2912. QDF_DMA_FROM_DEVICE,
  2913. rx_desc_pool->buf_size);
  2914. rx_desc->unmapped = 1;
  2915. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2916. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  2917. rx_desc->pool_id);
  2918. dp_rx_add_to_free_desc_list(&head,
  2919. &tail,
  2920. rx_desc);
  2921. rx_bufs_reaped++;
  2922. }
  2923. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  2924. rx_bufs_reaped = dp_wbm_int_err_mpdu_pop(soc, pool_id,
  2925. hal_desc,
  2926. &head, &tail);
  2927. }
  2928. if (rx_bufs_reaped) {
  2929. struct rx_desc_pool *rx_desc_pool;
  2930. struct dp_srng *dp_rxdma_srng;
  2931. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  2932. dp_rxdma_srng = &soc->rx_refill_buf_ring[pool_id];
  2933. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  2934. dp_rx_buffers_replenish(soc, pool_id, dp_rxdma_srng,
  2935. rx_desc_pool,
  2936. rx_bufs_reaped,
  2937. &head, &tail);
  2938. }
  2939. }
  2940. #endif /* QCA_HOST_MODE_WIFI_DISABLED */