dp_rx_err.c 97 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max buffer in invalid peer SG list*/
  50. #define DP_MAX_INVALID_BUFFERS 10
  51. /* Max regular Rx packet routing error */
  52. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  53. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  54. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  55. #ifdef FEATURE_MEC
  56. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  57. struct dp_txrx_peer *txrx_peer,
  58. uint8_t *rx_tlv_hdr,
  59. qdf_nbuf_t nbuf)
  60. {
  61. struct dp_vdev *vdev = txrx_peer->vdev;
  62. struct dp_pdev *pdev = vdev->pdev;
  63. struct dp_mec_entry *mecentry = NULL;
  64. struct dp_ast_entry *ase = NULL;
  65. uint16_t sa_idx = 0;
  66. uint8_t *data;
  67. /*
  68. * Multicast Echo Check is required only if vdev is STA and
  69. * received pkt is a multicast/broadcast pkt. otherwise
  70. * skip the MEC check.
  71. */
  72. if (vdev->opmode != wlan_op_mode_sta)
  73. return false;
  74. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  75. return false;
  76. data = qdf_nbuf_data(nbuf);
  77. /*
  78. * if the received pkts src mac addr matches with vdev
  79. * mac address then drop the pkt as it is looped back
  80. */
  81. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  82. vdev->mac_addr.raw,
  83. QDF_MAC_ADDR_SIZE)))
  84. return true;
  85. /*
  86. * In case of qwrap isolation mode, donot drop loopback packets.
  87. * In isolation mode, all packets from the wired stations need to go
  88. * to rootap and loop back to reach the wireless stations and
  89. * vice-versa.
  90. */
  91. if (qdf_unlikely(vdev->isolation_vdev))
  92. return false;
  93. /*
  94. * if the received pkts src mac addr matches with the
  95. * wired PCs MAC addr which is behind the STA or with
  96. * wireless STAs MAC addr which are behind the Repeater,
  97. * then drop the pkt as it is looped back
  98. */
  99. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  100. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  101. if ((sa_idx < 0) ||
  102. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  103. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  104. "invalid sa_idx: %d", sa_idx);
  105. qdf_assert_always(0);
  106. }
  107. qdf_spin_lock_bh(&soc->ast_lock);
  108. ase = soc->ast_table[sa_idx];
  109. /*
  110. * this check was not needed since MEC is not dependent on AST,
  111. * but if we dont have this check SON has some issues in
  112. * dual backhaul scenario. in APS SON mode, client connected
  113. * to RE 2G and sends multicast packets. the RE sends it to CAP
  114. * over 5G backhaul. the CAP loopback it on 2G to RE.
  115. * On receiving in 2G STA vap, we assume that client has roamed
  116. * and kickout the client.
  117. */
  118. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  119. qdf_spin_unlock_bh(&soc->ast_lock);
  120. goto drop;
  121. }
  122. qdf_spin_unlock_bh(&soc->ast_lock);
  123. }
  124. qdf_spin_lock_bh(&soc->mec_lock);
  125. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  126. &data[QDF_MAC_ADDR_SIZE]);
  127. if (!mecentry) {
  128. qdf_spin_unlock_bh(&soc->mec_lock);
  129. return false;
  130. }
  131. qdf_spin_unlock_bh(&soc->mec_lock);
  132. drop:
  133. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  134. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  135. return true;
  136. }
  137. #endif
  138. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  139. void dp_rx_link_desc_refill_duplicate_check(
  140. struct dp_soc *soc,
  141. struct hal_buf_info *buf_info,
  142. hal_buff_addrinfo_t ring_buf_info)
  143. {
  144. struct hal_buf_info current_link_desc_buf_info = { 0 };
  145. /* do duplicate link desc address check */
  146. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  147. &current_link_desc_buf_info);
  148. /*
  149. * TODO - Check if the hal soc api call can be removed
  150. * since the cookie is just used for print.
  151. * buffer_addr_info is the first element of ring_desc
  152. */
  153. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  154. (uint32_t *)ring_buf_info,
  155. &current_link_desc_buf_info);
  156. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  157. buf_info->paddr)) {
  158. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  159. current_link_desc_buf_info.paddr,
  160. current_link_desc_buf_info.sw_cookie);
  161. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  162. }
  163. *buf_info = current_link_desc_buf_info;
  164. }
  165. /**
  166. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  167. * (WBM) by address
  168. *
  169. * @soc: core DP main context
  170. * @link_desc_addr: link descriptor addr
  171. *
  172. * Return: QDF_STATUS
  173. */
  174. QDF_STATUS
  175. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  176. hal_buff_addrinfo_t link_desc_addr,
  177. uint8_t bm_action)
  178. {
  179. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  180. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  181. hal_soc_handle_t hal_soc = soc->hal_soc;
  182. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  183. void *src_srng_desc;
  184. if (!wbm_rel_srng) {
  185. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  186. return status;
  187. }
  188. /* do duplicate link desc address check */
  189. dp_rx_link_desc_refill_duplicate_check(
  190. soc,
  191. &soc->last_op_info.wbm_rel_link_desc,
  192. link_desc_addr);
  193. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  194. /* TODO */
  195. /*
  196. * Need API to convert from hal_ring pointer to
  197. * Ring Type / Ring Id combo
  198. */
  199. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  200. soc, wbm_rel_srng);
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  202. goto done;
  203. }
  204. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  205. if (qdf_likely(src_srng_desc)) {
  206. /* Return link descriptor through WBM ring (SW2WBM)*/
  207. hal_rx_msdu_link_desc_set(hal_soc,
  208. src_srng_desc, link_desc_addr, bm_action);
  209. status = QDF_STATUS_SUCCESS;
  210. } else {
  211. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  212. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  213. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  214. srng->ring_id,
  215. soc->stats.rx.err.hal_ring_access_full_fail);
  216. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  217. *srng->u.src_ring.hp_addr,
  218. srng->u.src_ring.reap_hp,
  219. *srng->u.src_ring.tp_addr,
  220. srng->u.src_ring.cached_tp);
  221. QDF_BUG(0);
  222. }
  223. done:
  224. hal_srng_access_end(hal_soc, wbm_rel_srng);
  225. return status;
  226. }
  227. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  228. /**
  229. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  230. * (WBM), following error handling
  231. *
  232. * @soc: core DP main context
  233. * @ring_desc: opaque pointer to the REO error ring descriptor
  234. *
  235. * Return: QDF_STATUS
  236. */
  237. QDF_STATUS
  238. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  239. uint8_t bm_action)
  240. {
  241. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  242. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  243. }
  244. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  245. /**
  246. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  247. *
  248. * @soc: core txrx main context
  249. * @ring_desc: opaque pointer to the REO error ring descriptor
  250. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  251. * @head: head of the local descriptor free-list
  252. * @tail: tail of the local descriptor free-list
  253. * @quota: No. of units (packets) that can be serviced in one shot.
  254. *
  255. * This function is used to drop all MSDU in an MPDU
  256. *
  257. * Return: uint32_t: No. of elements processed
  258. */
  259. static uint32_t
  260. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  261. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  262. uint8_t *mac_id,
  263. uint32_t quota)
  264. {
  265. uint32_t rx_bufs_used = 0;
  266. void *link_desc_va;
  267. struct hal_buf_info buf_info;
  268. struct dp_pdev *pdev;
  269. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  270. int i;
  271. uint8_t *rx_tlv_hdr;
  272. uint32_t tid;
  273. struct rx_desc_pool *rx_desc_pool;
  274. struct dp_rx_desc *rx_desc;
  275. /* First field in REO Dst ring Desc is buffer_addr_info */
  276. void *buf_addr_info = ring_desc;
  277. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  278. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  279. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  280. /* buffer_addr_info is the first element of ring_desc */
  281. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  282. (uint32_t *)ring_desc,
  283. &buf_info);
  284. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  285. if (!link_desc_va) {
  286. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  287. return rx_bufs_used;
  288. }
  289. more_msdu_link_desc:
  290. /* No UNMAP required -- this is "malloc_consistent" memory */
  291. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  292. &mpdu_desc_info->msdu_count);
  293. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  294. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  295. soc, msdu_list.sw_cookie[i]);
  296. qdf_assert_always(rx_desc);
  297. /* all buffers from a MSDU link link belong to same pdev */
  298. *mac_id = rx_desc->pool_id;
  299. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  300. if (!pdev) {
  301. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  302. soc, rx_desc->pool_id);
  303. return rx_bufs_used;
  304. }
  305. if (!dp_rx_desc_check_magic(rx_desc)) {
  306. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  307. soc, msdu_list.sw_cookie[i]);
  308. return rx_bufs_used;
  309. }
  310. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  311. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  312. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  313. rx_desc->unmapped = 1;
  314. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  315. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  316. rx_bufs_used++;
  317. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  318. rx_desc->rx_buf_start);
  319. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  320. soc, tid);
  321. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  322. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  323. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  324. /* Just free the buffers */
  325. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  326. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  327. &pdev->free_list_tail, rx_desc);
  328. }
  329. /*
  330. * If the msdu's are spread across multiple link-descriptors,
  331. * we cannot depend solely on the msdu_count(e.g., if msdu is
  332. * spread across multiple buffers).Hence, it is
  333. * necessary to check the next link_descriptor and release
  334. * all the msdu's that are part of it.
  335. */
  336. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  337. link_desc_va,
  338. &next_link_desc_addr_info);
  339. if (hal_rx_is_buf_addr_info_valid(
  340. &next_link_desc_addr_info)) {
  341. /* Clear the next link desc info for the current link_desc */
  342. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  343. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  344. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  345. hal_rx_buffer_addr_info_get_paddr(
  346. &next_link_desc_addr_info,
  347. &buf_info);
  348. /* buffer_addr_info is the first element of ring_desc */
  349. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  350. (uint32_t *)&next_link_desc_addr_info,
  351. &buf_info);
  352. cur_link_desc_addr_info = next_link_desc_addr_info;
  353. buf_addr_info = &cur_link_desc_addr_info;
  354. link_desc_va =
  355. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  356. goto more_msdu_link_desc;
  357. }
  358. quota--;
  359. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  360. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  361. return rx_bufs_used;
  362. }
  363. /**
  364. * dp_rx_pn_error_handle() - Handles PN check errors
  365. *
  366. * @soc: core txrx main context
  367. * @ring_desc: opaque pointer to the REO error ring descriptor
  368. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  369. * @head: head of the local descriptor free-list
  370. * @tail: tail of the local descriptor free-list
  371. * @quota: No. of units (packets) that can be serviced in one shot.
  372. *
  373. * This function implements PN error handling
  374. * If the peer is configured to ignore the PN check errors
  375. * or if DP feels, that this frame is still OK, the frame can be
  376. * re-injected back to REO to use some of the other features
  377. * of REO e.g. duplicate detection/routing to other cores
  378. *
  379. * Return: uint32_t: No. of elements processed
  380. */
  381. static uint32_t
  382. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  383. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  384. uint8_t *mac_id,
  385. uint32_t quota)
  386. {
  387. uint16_t peer_id;
  388. uint32_t rx_bufs_used = 0;
  389. struct dp_txrx_peer *txrx_peer;
  390. bool peer_pn_policy = false;
  391. dp_txrx_ref_handle txrx_ref_handle = NULL;
  392. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  393. mpdu_desc_info->peer_meta_data);
  394. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  395. &txrx_ref_handle,
  396. DP_MOD_ID_RX_ERR);
  397. if (qdf_likely(txrx_peer)) {
  398. /*
  399. * TODO: Check for peer specific policies & set peer_pn_policy
  400. */
  401. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  402. "discard rx due to PN error for peer %pK",
  403. txrx_peer);
  404. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  405. }
  406. dp_rx_err_err("%pK: Packet received with PN error", soc);
  407. /* No peer PN policy -- definitely drop */
  408. if (!peer_pn_policy)
  409. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  410. mpdu_desc_info,
  411. mac_id, quota);
  412. return rx_bufs_used;
  413. }
  414. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  415. /**
  416. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  417. * @soc: Datapath soc handler
  418. * @peer: pointer to DP peer
  419. * @nbuf: pointer to the skb of RX frame
  420. * @frame_mask: the mask for speical frame needed
  421. * @rx_tlv_hdr: start of rx tlv header
  422. *
  423. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  424. * single nbuf is expected.
  425. *
  426. * return: true - nbuf has been delivered to stack, false - not.
  427. */
  428. static bool
  429. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  430. struct dp_txrx_peer *txrx_peer,
  431. qdf_nbuf_t nbuf, uint32_t frame_mask,
  432. uint8_t *rx_tlv_hdr)
  433. {
  434. uint32_t l2_hdr_offset = 0;
  435. uint16_t msdu_len = 0;
  436. uint32_t skip_len;
  437. l2_hdr_offset =
  438. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  439. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  440. skip_len = l2_hdr_offset;
  441. } else {
  442. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  443. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  444. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  445. }
  446. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  447. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  448. qdf_nbuf_pull_head(nbuf, skip_len);
  449. qdf_nbuf_set_exc_frame(nbuf, 1);
  450. dp_info_rl("OOR frame, mpdu sn 0x%x",
  451. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  452. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  453. return true;
  454. }
  455. #else
  456. static bool
  457. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  458. struct dp_txrx_peer *txrx_peer,
  459. qdf_nbuf_t nbuf, uint32_t frame_mask,
  460. uint8_t *rx_tlv_hdr)
  461. {
  462. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  463. rx_tlv_hdr);
  464. }
  465. #endif
  466. /**
  467. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  468. *
  469. * @soc: core txrx main context
  470. * @nbuf: pointer to msdu skb
  471. * @peer_id: dp peer ID
  472. * @rx_tlv_hdr: start of rx tlv header
  473. *
  474. * This function process the msdu delivered from REO2TCL
  475. * ring with error type OOR
  476. *
  477. * Return: None
  478. */
  479. static void
  480. dp_rx_oor_handle(struct dp_soc *soc,
  481. qdf_nbuf_t nbuf,
  482. uint16_t peer_id,
  483. uint8_t *rx_tlv_hdr)
  484. {
  485. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  486. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  487. struct dp_txrx_peer *txrx_peer = NULL;
  488. dp_txrx_ref_handle txrx_ref_handle = NULL;
  489. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  490. &txrx_ref_handle,
  491. DP_MOD_ID_RX_ERR);
  492. if (!txrx_peer) {
  493. dp_info_rl("peer not found");
  494. goto free_nbuf;
  495. }
  496. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  497. rx_tlv_hdr)) {
  498. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  499. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  500. return;
  501. }
  502. free_nbuf:
  503. if (txrx_peer)
  504. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  505. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  506. dp_rx_nbuf_free(nbuf);
  507. }
  508. /**
  509. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  510. * is a monotonous increment of packet number
  511. * from the previous successfully re-ordered
  512. * frame.
  513. * @soc: Datapath SOC handle
  514. * @ring_desc: REO ring descriptor
  515. * @nbuf: Current packet
  516. *
  517. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  518. */
  519. static inline QDF_STATUS
  520. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  521. qdf_nbuf_t nbuf)
  522. {
  523. uint64_t prev_pn, curr_pn[2];
  524. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  525. return QDF_STATUS_SUCCESS;
  526. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  527. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  528. if (curr_pn[0] > prev_pn)
  529. return QDF_STATUS_SUCCESS;
  530. return QDF_STATUS_E_FAILURE;
  531. }
  532. #ifdef WLAN_SKIP_BAR_UPDATE
  533. static
  534. void dp_rx_err_handle_bar(struct dp_soc *soc,
  535. struct dp_peer *peer,
  536. qdf_nbuf_t nbuf)
  537. {
  538. dp_info_rl("BAR update to H.W is skipped");
  539. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  540. }
  541. #else
  542. static
  543. void dp_rx_err_handle_bar(struct dp_soc *soc,
  544. struct dp_peer *peer,
  545. qdf_nbuf_t nbuf)
  546. {
  547. uint8_t *rx_tlv_hdr;
  548. unsigned char type, subtype;
  549. uint16_t start_seq_num;
  550. uint32_t tid;
  551. QDF_STATUS status;
  552. struct ieee80211_frame_bar *bar;
  553. /*
  554. * 1. Is this a BAR frame. If not Discard it.
  555. * 2. If it is, get the peer id, tid, ssn
  556. * 2a Do a tid update
  557. */
  558. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  559. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  560. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  561. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  562. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  563. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  564. dp_err_rl("Not a BAR frame!");
  565. return;
  566. }
  567. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  568. qdf_assert_always(tid < DP_MAX_TIDS);
  569. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  570. dp_info_rl("tid %u window_size %u start_seq_num %u",
  571. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  572. status = dp_rx_tid_update_wifi3(peer, tid,
  573. peer->rx_tid[tid].ba_win_size,
  574. start_seq_num,
  575. true);
  576. if (status != QDF_STATUS_SUCCESS) {
  577. dp_err_rl("failed to handle bar frame update rx tid");
  578. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  579. } else {
  580. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  581. }
  582. }
  583. #endif
  584. /**
  585. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  586. * @soc: Datapath SoC handle
  587. * @nbuf: packet being processed
  588. * @mpdu_desc_info: mpdu desc info for the current packet
  589. * @tid: tid on which the packet arrived
  590. * @err_status: Flag to indicate if REO encountered an error while routing this
  591. * frame
  592. * @error_code: REO error code
  593. *
  594. * Return: None
  595. */
  596. static void
  597. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  598. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  599. uint32_t tid, uint8_t err_status, uint32_t error_code)
  600. {
  601. uint16_t peer_id;
  602. struct dp_peer *peer;
  603. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  604. mpdu_desc_info->peer_meta_data);
  605. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  606. if (!peer)
  607. return;
  608. dp_info("BAR frame: "
  609. " peer_id = %d"
  610. " tid = %u"
  611. " SSN = %d"
  612. " error status = %d",
  613. peer->peer_id,
  614. tid,
  615. mpdu_desc_info->mpdu_seq,
  616. err_status);
  617. if (err_status == HAL_REO_ERROR_DETECTED) {
  618. switch (error_code) {
  619. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  620. /* fallthrough */
  621. case HAL_REO_ERR_BAR_FRAME_OOR:
  622. dp_rx_err_handle_bar(soc, peer, nbuf);
  623. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  624. break;
  625. default:
  626. DP_STATS_INC(soc, rx.bar_frame, 1);
  627. }
  628. }
  629. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  630. }
  631. #ifdef DP_INVALID_PEER_ASSERT
  632. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) \
  633. do { \
  634. qdf_assert_always(!(head)); \
  635. qdf_assert_always(!(tail)); \
  636. } while (0)
  637. #else
  638. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) /* no op */
  639. #endif
  640. /**
  641. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  642. * to pdev invalid peer list
  643. *
  644. * @soc: core DP main context
  645. * @nbuf: Buffer pointer
  646. * @rx_tlv_hdr: start of rx tlv header
  647. * @mac_id: mac id
  648. *
  649. * Return: bool: true for last msdu of mpdu
  650. */
  651. static bool
  652. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  653. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  654. {
  655. bool mpdu_done = false;
  656. qdf_nbuf_t curr_nbuf = NULL;
  657. qdf_nbuf_t tmp_nbuf = NULL;
  658. /* TODO: Currently only single radio is supported, hence
  659. * pdev hard coded to '0' index
  660. */
  661. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  662. if (!dp_pdev) {
  663. dp_rx_err_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  664. return mpdu_done;
  665. }
  666. /* if invalid peer SG list has max values free the buffers in list
  667. * and treat current buffer as start of list
  668. *
  669. * current logic to detect the last buffer from attn_tlv is not reliable
  670. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  671. * up
  672. */
  673. if (!dp_pdev->first_nbuf ||
  674. (dp_pdev->invalid_peer_head_msdu &&
  675. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  676. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  677. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  678. dp_pdev->ppdu_id = hal_rx_get_ppdu_id(soc->hal_soc,
  679. rx_tlv_hdr);
  680. dp_pdev->first_nbuf = true;
  681. /* If the new nbuf received is the first msdu of the
  682. * amsdu and there are msdus in the invalid peer msdu
  683. * list, then let us free all the msdus of the invalid
  684. * peer msdu list.
  685. * This scenario can happen when we start receiving
  686. * new a-msdu even before the previous a-msdu is completely
  687. * received.
  688. */
  689. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  690. while (curr_nbuf) {
  691. tmp_nbuf = curr_nbuf->next;
  692. dp_rx_nbuf_free(curr_nbuf);
  693. curr_nbuf = tmp_nbuf;
  694. }
  695. dp_pdev->invalid_peer_head_msdu = NULL;
  696. dp_pdev->invalid_peer_tail_msdu = NULL;
  697. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  698. }
  699. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(soc->hal_soc,
  700. rx_tlv_hdr) &&
  701. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  702. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  703. qdf_assert_always(dp_pdev->first_nbuf == true);
  704. dp_pdev->first_nbuf = false;
  705. mpdu_done = true;
  706. }
  707. /*
  708. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  709. * should be NULL here, add the checking for debugging purpose
  710. * in case some corner case.
  711. */
  712. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  713. dp_pdev->invalid_peer_tail_msdu);
  714. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  715. dp_pdev->invalid_peer_tail_msdu,
  716. nbuf);
  717. return mpdu_done;
  718. }
  719. /**
  720. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  721. * @soc: core DP main context
  722. * @ring_desc: Hal ring desc
  723. * @rx_desc: dp rx desc
  724. * @mpdu_desc_info: mpdu desc info
  725. *
  726. * Handle the error BAR frames received. Ensure the SOC level
  727. * stats are updated based on the REO error code. The BAR frames
  728. * are further processed by updating the Rx tids with the start
  729. * sequence number (SSN) and BA window size. Desc is returned
  730. * to the free desc list
  731. *
  732. * Return: none
  733. */
  734. static void
  735. dp_rx_bar_frame_handle(struct dp_soc *soc,
  736. hal_ring_desc_t ring_desc,
  737. struct dp_rx_desc *rx_desc,
  738. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  739. uint8_t err_status,
  740. uint32_t err_code)
  741. {
  742. qdf_nbuf_t nbuf;
  743. struct dp_pdev *pdev;
  744. struct rx_desc_pool *rx_desc_pool;
  745. uint8_t *rx_tlv_hdr;
  746. uint32_t tid;
  747. nbuf = rx_desc->nbuf;
  748. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  749. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  750. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  751. rx_desc->unmapped = 1;
  752. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  753. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  754. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  755. rx_tlv_hdr);
  756. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  757. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  758. err_code);
  759. dp_rx_link_desc_return(soc, ring_desc,
  760. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  761. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  762. rx_desc->pool_id);
  763. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  764. &pdev->free_list_tail,
  765. rx_desc);
  766. }
  767. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  768. /**
  769. * dp_2k_jump_handle() - Function to handle 2k jump exception
  770. * on WBM ring
  771. *
  772. * @soc: core DP main context
  773. * @nbuf: buffer pointer
  774. * @rx_tlv_hdr: start of rx tlv header
  775. * @peer_id: peer id of first msdu
  776. * @tid: Tid for which exception occurred
  777. *
  778. * This function handles 2k jump violations arising out
  779. * of receiving aggregates in non BA case. This typically
  780. * may happen if aggregates are received on a QOS enabled TID
  781. * while Rx window size is still initialized to value of 2. Or
  782. * it may also happen if negotiated window size is 1 but peer
  783. * sends aggregates.
  784. *
  785. */
  786. void
  787. dp_2k_jump_handle(struct dp_soc *soc,
  788. qdf_nbuf_t nbuf,
  789. uint8_t *rx_tlv_hdr,
  790. uint16_t peer_id,
  791. uint8_t tid)
  792. {
  793. struct dp_peer *peer = NULL;
  794. struct dp_rx_tid *rx_tid = NULL;
  795. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  796. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  797. if (!peer) {
  798. dp_rx_err_info_rl("%pK: peer not found", soc);
  799. goto free_nbuf;
  800. }
  801. if (tid >= DP_MAX_TIDS) {
  802. dp_info_rl("invalid tid");
  803. goto nbuf_deliver;
  804. }
  805. rx_tid = &peer->rx_tid[tid];
  806. qdf_spin_lock_bh(&rx_tid->tid_lock);
  807. /* only if BA session is active, allow send Delba */
  808. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  809. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  810. goto nbuf_deliver;
  811. }
  812. if (!rx_tid->delba_tx_status) {
  813. rx_tid->delba_tx_retry++;
  814. rx_tid->delba_tx_status = 1;
  815. rx_tid->delba_rcode =
  816. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  817. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  818. if (soc->cdp_soc.ol_ops->send_delba) {
  819. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  820. 1);
  821. soc->cdp_soc.ol_ops->send_delba(
  822. peer->vdev->pdev->soc->ctrl_psoc,
  823. peer->vdev->vdev_id,
  824. peer->mac_addr.raw,
  825. tid,
  826. rx_tid->delba_rcode,
  827. CDP_DELBA_2K_JUMP);
  828. }
  829. } else {
  830. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  831. }
  832. nbuf_deliver:
  833. if (dp_rx_deliver_special_frame(soc, peer->txrx_peer, nbuf, frame_mask,
  834. rx_tlv_hdr)) {
  835. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  836. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  837. return;
  838. }
  839. free_nbuf:
  840. if (peer)
  841. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  842. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  843. dp_rx_nbuf_free(nbuf);
  844. }
  845. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  846. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  847. /**
  848. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  849. * @soc: pointer to dp_soc struct
  850. * @pool_id: Pool id to find dp_pdev
  851. * @rx_tlv_hdr: TLV header of received packet
  852. * @nbuf: SKB
  853. *
  854. * In certain types of packets if peer_id is not correct then
  855. * driver may not be able find. Try finding peer by addr_2 of
  856. * received MPDU. If you find the peer then most likely sw_peer_id &
  857. * ast_idx is corrupted.
  858. *
  859. * Return: True if you find the peer by addr_2 of received MPDU else false
  860. */
  861. static bool
  862. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  863. uint8_t pool_id,
  864. uint8_t *rx_tlv_hdr,
  865. qdf_nbuf_t nbuf)
  866. {
  867. struct dp_peer *peer = NULL;
  868. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  869. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  870. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  871. if (!pdev) {
  872. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  873. soc, pool_id);
  874. return false;
  875. }
  876. /*
  877. * WAR- In certain types of packets if peer_id is not correct then
  878. * driver may not be able find. Try finding peer by addr_2 of
  879. * received MPDU
  880. */
  881. if (wh)
  882. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  883. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  884. if (peer) {
  885. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  886. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  887. QDF_TRACE_LEVEL_DEBUG);
  888. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  889. 1, qdf_nbuf_len(nbuf));
  890. dp_rx_nbuf_free(nbuf);
  891. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  892. return true;
  893. }
  894. return false;
  895. }
  896. /**
  897. * dp_rx_check_pkt_len() - Check for pktlen validity
  898. * @soc: DP SOC context
  899. * @pkt_len: computed length of the pkt from caller in bytes
  900. *
  901. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  902. *
  903. */
  904. static inline
  905. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  906. {
  907. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  908. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  909. 1, pkt_len);
  910. return true;
  911. } else {
  912. return false;
  913. }
  914. }
  915. #else
  916. static inline bool
  917. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  918. uint8_t pool_id,
  919. uint8_t *rx_tlv_hdr,
  920. qdf_nbuf_t nbuf)
  921. {
  922. return false;
  923. }
  924. static inline
  925. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  926. {
  927. return false;
  928. }
  929. #endif
  930. /*
  931. * dp_rx_deliver_to_osif_stack() - function to deliver rx pkts to stack
  932. * @soc: DP soc
  933. * @vdv: DP vdev handle
  934. * @txrx_peer: pointer to the txrx_peer object
  935. * @nbuf: skb list head
  936. * @tail: skb list tail
  937. * @is_eapol: eapol pkt check
  938. *
  939. * Return: None
  940. */
  941. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  942. static inline void
  943. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  944. struct dp_vdev *vdev,
  945. struct dp_txrx_peer *txrx_peer,
  946. qdf_nbuf_t nbuf,
  947. qdf_nbuf_t tail,
  948. bool is_eapol)
  949. {
  950. if (is_eapol && soc->eapol_over_control_port)
  951. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  952. else
  953. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  954. }
  955. #else
  956. static inline void
  957. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  958. struct dp_vdev *vdev,
  959. struct dp_txrx_peer *txrx_peer,
  960. qdf_nbuf_t nbuf,
  961. qdf_nbuf_t tail,
  962. bool is_eapol)
  963. {
  964. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  965. }
  966. #endif
  967. #ifdef WLAN_FEATURE_11BE_MLO
  968. /*
  969. * dp_rx_err_match_dhost() - function to check whether dest-mac is correct
  970. * @eh: Ethernet header of incoming packet
  971. * @vdev: dp_vdev object of the VAP on which this data packet is received
  972. *
  973. * Return: 1 if the destination mac is correct,
  974. * 0 if this frame is not correctly destined to this VAP/MLD
  975. */
  976. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  977. {
  978. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  979. QDF_MAC_ADDR_SIZE) == 0) ||
  980. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  981. QDF_MAC_ADDR_SIZE) == 0));
  982. }
  983. #else
  984. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  985. {
  986. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  987. QDF_MAC_ADDR_SIZE) == 0);
  988. }
  989. #endif
  990. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  991. /**
  992. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  993. * for this frame received in REO error ring.
  994. * @soc: Datapath SOC handle
  995. * @error: REO error detected or not
  996. * @error_code: Error code in case of REO error
  997. *
  998. * Return: true if pn check if needed in software,
  999. * false, if pn check if not needed.
  1000. */
  1001. static inline bool
  1002. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  1003. uint32_t error_code)
  1004. {
  1005. return (soc->features.pn_in_reo_dest &&
  1006. (error == HAL_REO_ERROR_DETECTED &&
  1007. (hal_rx_reo_is_2k_jump(error_code) ||
  1008. hal_rx_reo_is_oor_error(error_code) ||
  1009. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  1010. }
  1011. /**
  1012. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  1013. * descriptor violation on either a
  1014. * REO or WBM ring
  1015. *
  1016. * @soc: core DP main context
  1017. * @nbuf: buffer pointer
  1018. * @rx_tlv_hdr: start of rx tlv header
  1019. * @pool_id: mac id
  1020. * @txrx_peer: txrx peer handle
  1021. *
  1022. * This function handles NULL queue descriptor violations arising out
  1023. * a missing REO queue for a given peer or a given TID. This typically
  1024. * may happen if a packet is received on a QOS enabled TID before the
  1025. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  1026. * it may also happen for MC/BC frames if they are not routed to the
  1027. * non-QOS TID queue, in the absence of any other default TID queue.
  1028. * This error can show up both in a REO destination or WBM release ring.
  1029. *
  1030. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  1031. * if nbuf could not be handled or dropped.
  1032. */
  1033. static QDF_STATUS
  1034. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1035. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1036. struct dp_txrx_peer *txrx_peer)
  1037. {
  1038. uint32_t pkt_len;
  1039. uint16_t msdu_len;
  1040. struct dp_vdev *vdev;
  1041. uint8_t tid;
  1042. qdf_ether_header_t *eh;
  1043. struct hal_rx_msdu_metadata msdu_metadata;
  1044. uint16_t sa_idx = 0;
  1045. bool is_eapol = 0;
  1046. bool enh_flag;
  1047. qdf_nbuf_set_rx_chfrag_start(nbuf,
  1048. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1049. rx_tlv_hdr));
  1050. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1051. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1052. rx_tlv_hdr));
  1053. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1054. rx_tlv_hdr));
  1055. qdf_nbuf_set_da_valid(nbuf,
  1056. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1057. rx_tlv_hdr));
  1058. qdf_nbuf_set_sa_valid(nbuf,
  1059. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1060. rx_tlv_hdr));
  1061. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1062. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1063. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1064. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1065. if (dp_rx_check_pkt_len(soc, pkt_len))
  1066. goto drop_nbuf;
  1067. /* Set length in nbuf */
  1068. qdf_nbuf_set_pktlen(
  1069. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1070. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1071. }
  1072. /*
  1073. * Check if DMA completed -- msdu_done is the last bit
  1074. * to be written
  1075. */
  1076. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1077. dp_err_rl("MSDU DONE failure");
  1078. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1079. QDF_TRACE_LEVEL_INFO);
  1080. qdf_assert(0);
  1081. }
  1082. if (!txrx_peer &&
  1083. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1084. rx_tlv_hdr, nbuf))
  1085. return QDF_STATUS_E_FAILURE;
  1086. if (!txrx_peer) {
  1087. bool mpdu_done = false;
  1088. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1089. if (!pdev) {
  1090. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1091. return QDF_STATUS_E_FAILURE;
  1092. }
  1093. dp_err_rl("txrx_peer is NULL");
  1094. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1095. qdf_nbuf_len(nbuf));
  1096. /* QCN9000 has the support enabled */
  1097. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1098. mpdu_done = true;
  1099. nbuf->next = NULL;
  1100. /* Trigger invalid peer handler wrapper */
  1101. dp_rx_process_invalid_peer_wrapper(soc,
  1102. nbuf, mpdu_done, pool_id);
  1103. } else {
  1104. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  1105. /* Trigger invalid peer handler wrapper */
  1106. dp_rx_process_invalid_peer_wrapper(soc,
  1107. pdev->invalid_peer_head_msdu,
  1108. mpdu_done, pool_id);
  1109. }
  1110. if (mpdu_done) {
  1111. pdev->invalid_peer_head_msdu = NULL;
  1112. pdev->invalid_peer_tail_msdu = NULL;
  1113. }
  1114. return QDF_STATUS_E_FAILURE;
  1115. }
  1116. vdev = txrx_peer->vdev;
  1117. if (!vdev) {
  1118. dp_err_rl("Null vdev!");
  1119. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1120. goto drop_nbuf;
  1121. }
  1122. /*
  1123. * Advance the packet start pointer by total size of
  1124. * pre-header TLV's
  1125. */
  1126. if (qdf_nbuf_is_frag(nbuf))
  1127. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1128. else
  1129. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1130. soc->rx_pkt_tlv_size));
  1131. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1132. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1133. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1134. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1135. if ((sa_idx < 0) ||
  1136. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1137. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1138. goto drop_nbuf;
  1139. }
  1140. }
  1141. if ((!soc->mec_fw_offload) &&
  1142. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1143. /* this is a looped back MCBC pkt, drop it */
  1144. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1145. qdf_nbuf_len(nbuf));
  1146. goto drop_nbuf;
  1147. }
  1148. /*
  1149. * In qwrap mode if the received packet matches with any of the vdev
  1150. * mac addresses, drop it. Donot receive multicast packets originated
  1151. * from any proxysta.
  1152. */
  1153. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1154. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1155. qdf_nbuf_len(nbuf));
  1156. goto drop_nbuf;
  1157. }
  1158. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1159. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1160. rx_tlv_hdr))) {
  1161. dp_err_rl("free buffer for multicast packet");
  1162. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1);
  1163. goto drop_nbuf;
  1164. }
  1165. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1166. dp_err_rl("mcast Policy Check Drop pkt");
  1167. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1);
  1168. goto drop_nbuf;
  1169. }
  1170. /* WDS Source Port Learning */
  1171. if (!soc->ast_offload_support &&
  1172. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1173. vdev->wds_enabled))
  1174. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1175. msdu_metadata);
  1176. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1177. struct dp_peer *peer;
  1178. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1179. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1180. DP_MOD_ID_RX_ERR);
  1181. if (peer) {
  1182. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1183. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1184. IEEE80211_SEQ_MAX);
  1185. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1186. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1187. }
  1188. }
  1189. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1190. if (!txrx_peer->authorize) {
  1191. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1192. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1193. if (is_eapol) {
  1194. if (!dp_rx_err_match_dhost(eh, vdev))
  1195. goto drop_nbuf;
  1196. } else {
  1197. goto drop_nbuf;
  1198. }
  1199. }
  1200. /*
  1201. * Drop packets in this path if cce_match is found. Packets will come
  1202. * in following path depending on whether tidQ is setup.
  1203. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1204. * cce_match = 1
  1205. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1206. * dropped.
  1207. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1208. * cce_match = 1
  1209. * These packets need to be dropped and should not get delivered
  1210. * to stack.
  1211. */
  1212. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr))) {
  1213. goto drop_nbuf;
  1214. }
  1215. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1216. qdf_nbuf_set_next(nbuf, NULL);
  1217. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1218. } else {
  1219. enh_flag = vdev->pdev->enhanced_stats_en;
  1220. qdf_nbuf_set_next(nbuf, NULL);
  1221. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1222. enh_flag);
  1223. /*
  1224. * Update the protocol tag in SKB based on
  1225. * CCE metadata
  1226. */
  1227. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1228. EXCEPTION_DEST_RING_ID,
  1229. true, true);
  1230. /* Update the flow tag in SKB based on FSE metadata */
  1231. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1232. rx_tlv_hdr, true);
  1233. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1234. soc->hal_soc, rx_tlv_hdr) &&
  1235. (vdev->rx_decap_type ==
  1236. htt_cmn_pkt_type_ethernet))) {
  1237. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1238. enh_flag);
  1239. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1240. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  1241. qdf_nbuf_len(nbuf),
  1242. enh_flag);
  1243. }
  1244. qdf_nbuf_set_exc_frame(nbuf, 1);
  1245. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1246. is_eapol);
  1247. }
  1248. return QDF_STATUS_SUCCESS;
  1249. drop_nbuf:
  1250. dp_rx_nbuf_free(nbuf);
  1251. return QDF_STATUS_E_FAILURE;
  1252. }
  1253. /**
  1254. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  1255. *
  1256. * @soc: core txrx main context
  1257. * @ring_desc: opaque pointer to the REO error ring descriptor
  1258. * @mpdu_desc_info: pointer to mpdu level description info
  1259. * @link_desc_va: pointer to msdu_link_desc virtual address
  1260. * @err_code: reo erro code fetched from ring entry
  1261. *
  1262. * Function to handle msdus fetched from msdu link desc, currently
  1263. * support REO error NULL queue, 2K jump, OOR.
  1264. *
  1265. * Return: msdu count processed
  1266. */
  1267. static uint32_t
  1268. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  1269. void *ring_desc,
  1270. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  1271. void *link_desc_va,
  1272. enum hal_reo_error_code err_code)
  1273. {
  1274. uint32_t rx_bufs_used = 0;
  1275. struct dp_pdev *pdev;
  1276. int i;
  1277. uint8_t *rx_tlv_hdr_first;
  1278. uint8_t *rx_tlv_hdr_last;
  1279. uint32_t tid = DP_MAX_TIDS;
  1280. uint16_t peer_id;
  1281. struct dp_rx_desc *rx_desc;
  1282. struct rx_desc_pool *rx_desc_pool;
  1283. qdf_nbuf_t nbuf;
  1284. struct hal_buf_info buf_info;
  1285. struct hal_rx_msdu_list msdu_list;
  1286. uint16_t num_msdus;
  1287. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  1288. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  1289. /* First field in REO Dst ring Desc is buffer_addr_info */
  1290. void *buf_addr_info = ring_desc;
  1291. qdf_nbuf_t head_nbuf = NULL;
  1292. qdf_nbuf_t tail_nbuf = NULL;
  1293. uint16_t msdu_processed = 0;
  1294. QDF_STATUS status;
  1295. bool ret, is_pn_check_needed;
  1296. uint8_t rx_desc_pool_id;
  1297. struct dp_txrx_peer *txrx_peer = NULL;
  1298. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1299. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1300. mpdu_desc_info->peer_meta_data);
  1301. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1302. HAL_REO_ERROR_DETECTED,
  1303. err_code);
  1304. more_msdu_link_desc:
  1305. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1306. &num_msdus);
  1307. for (i = 0; i < num_msdus; i++) {
  1308. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1309. soc,
  1310. msdu_list.sw_cookie[i]);
  1311. qdf_assert_always(rx_desc);
  1312. rx_desc_pool_id = rx_desc->pool_id;
  1313. /* all buffers from a MSDU link belong to same pdev */
  1314. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  1315. nbuf = rx_desc->nbuf;
  1316. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1317. msdu_list.paddr[i]);
  1318. if (!ret) {
  1319. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1320. rx_desc->in_err_state = 1;
  1321. continue;
  1322. }
  1323. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  1324. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1325. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1326. rx_desc->unmapped = 1;
  1327. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1328. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  1329. rx_bufs_used++;
  1330. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1331. &pdev->free_list_tail, rx_desc);
  1332. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  1333. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  1334. HAL_MSDU_F_MSDU_CONTINUATION))
  1335. continue;
  1336. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1337. rx_desc_pool_id)) {
  1338. /* MSDU queued back to the pool */
  1339. goto process_next_msdu;
  1340. }
  1341. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1342. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1343. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1344. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1345. qdf_nbuf_set_is_frag(nbuf, 1);
  1346. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1347. }
  1348. if (is_pn_check_needed) {
  1349. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1350. if (QDF_IS_STATUS_ERROR(status)) {
  1351. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1352. 1);
  1353. dp_rx_nbuf_free(nbuf);
  1354. goto process_next_msdu;
  1355. }
  1356. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  1357. qdf_nbuf_data(nbuf),
  1358. mpdu_desc_info);
  1359. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1360. mpdu_desc_info->peer_meta_data);
  1361. if (mpdu_desc_info->bar_frame)
  1362. _dp_rx_bar_frame_handle(soc, nbuf,
  1363. mpdu_desc_info, tid,
  1364. HAL_REO_ERROR_DETECTED,
  1365. err_code);
  1366. }
  1367. switch (err_code) {
  1368. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1369. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1370. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1371. /*
  1372. * only first msdu, mpdu start description tlv valid?
  1373. * and use it for following msdu.
  1374. */
  1375. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1376. rx_tlv_hdr_last))
  1377. tid = hal_rx_mpdu_start_tid_get(
  1378. soc->hal_soc,
  1379. rx_tlv_hdr_first);
  1380. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1381. peer_id, tid);
  1382. break;
  1383. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1384. case HAL_REO_ERR_BAR_FRAME_OOR:
  1385. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1386. break;
  1387. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1388. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1389. soc, peer_id,
  1390. &txrx_ref_handle,
  1391. DP_MOD_ID_RX_ERR);
  1392. if (!txrx_peer)
  1393. dp_info_rl("txrx_peer is null peer_id %u",
  1394. peer_id);
  1395. dp_rx_null_q_desc_handle(soc, nbuf, rx_tlv_hdr_last,
  1396. rx_desc_pool_id, txrx_peer);
  1397. if (txrx_peer)
  1398. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1399. DP_MOD_ID_RX_ERR);
  1400. break;
  1401. default:
  1402. dp_err_rl("Non-support error code %d", err_code);
  1403. dp_rx_nbuf_free(nbuf);
  1404. }
  1405. process_next_msdu:
  1406. msdu_processed++;
  1407. head_nbuf = NULL;
  1408. tail_nbuf = NULL;
  1409. }
  1410. /*
  1411. * If the msdu's are spread across multiple link-descriptors,
  1412. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1413. * spread across multiple buffers).Hence, it is
  1414. * necessary to check the next link_descriptor and release
  1415. * all the msdu's that are part of it.
  1416. */
  1417. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1418. link_desc_va,
  1419. &next_link_desc_addr_info);
  1420. if (hal_rx_is_buf_addr_info_valid(
  1421. &next_link_desc_addr_info)) {
  1422. /* Clear the next link desc info for the current link_desc */
  1423. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1424. dp_rx_link_desc_return_by_addr(
  1425. soc,
  1426. buf_addr_info,
  1427. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1428. hal_rx_buffer_addr_info_get_paddr(
  1429. &next_link_desc_addr_info,
  1430. &buf_info);
  1431. /* buffer_addr_info is the first element of ring_desc */
  1432. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1433. (uint32_t *)&next_link_desc_addr_info,
  1434. &buf_info);
  1435. link_desc_va =
  1436. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1437. cur_link_desc_addr_info = next_link_desc_addr_info;
  1438. buf_addr_info = &cur_link_desc_addr_info;
  1439. goto more_msdu_link_desc;
  1440. }
  1441. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1442. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1443. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1444. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1445. return rx_bufs_used;
  1446. }
  1447. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1448. /**
  1449. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1450. * frames to OS or wifi parse errors.
  1451. * @soc: core DP main context
  1452. * @nbuf: buffer pointer
  1453. * @rx_tlv_hdr: start of rx tlv header
  1454. * @txrx_peer: peer reference
  1455. * @err_code: rxdma err code
  1456. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1457. * pool_id has same mapping)
  1458. *
  1459. * Return: None
  1460. */
  1461. void
  1462. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1463. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1464. uint8_t err_code, uint8_t mac_id)
  1465. {
  1466. uint32_t pkt_len, l2_hdr_offset;
  1467. uint16_t msdu_len;
  1468. struct dp_vdev *vdev;
  1469. qdf_ether_header_t *eh;
  1470. bool is_broadcast;
  1471. /*
  1472. * Check if DMA completed -- msdu_done is the last bit
  1473. * to be written
  1474. */
  1475. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1476. dp_err_rl("MSDU DONE failure");
  1477. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1478. QDF_TRACE_LEVEL_INFO);
  1479. qdf_assert(0);
  1480. }
  1481. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1482. rx_tlv_hdr);
  1483. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1484. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1485. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1486. /* Drop & free packet */
  1487. dp_rx_nbuf_free(nbuf);
  1488. return;
  1489. }
  1490. /* Set length in nbuf */
  1491. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1492. qdf_nbuf_set_next(nbuf, NULL);
  1493. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1494. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1495. if (!txrx_peer) {
  1496. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1497. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1498. qdf_nbuf_len(nbuf));
  1499. /* Trigger invalid peer handler wrapper */
  1500. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1501. return;
  1502. }
  1503. vdev = txrx_peer->vdev;
  1504. if (!vdev) {
  1505. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1506. vdev);
  1507. /* Drop & free packet */
  1508. dp_rx_nbuf_free(nbuf);
  1509. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1510. return;
  1511. }
  1512. /*
  1513. * Advance the packet start pointer by total size of
  1514. * pre-header TLV's
  1515. */
  1516. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1517. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1518. uint8_t *pkt_type;
  1519. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1520. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1521. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1522. htons(QDF_LLC_STP)) {
  1523. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1524. goto process_mesh;
  1525. } else {
  1526. goto process_rx;
  1527. }
  1528. }
  1529. }
  1530. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1531. goto process_mesh;
  1532. /*
  1533. * WAPI cert AP sends rekey frames as unencrypted.
  1534. * Thus RXDMA will report unencrypted frame error.
  1535. * To pass WAPI cert case, SW needs to pass unencrypted
  1536. * rekey frame to stack.
  1537. */
  1538. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1539. goto process_rx;
  1540. }
  1541. /*
  1542. * In dynamic WEP case rekey frames are not encrypted
  1543. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1544. * key install is already done
  1545. */
  1546. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1547. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1548. goto process_rx;
  1549. process_mesh:
  1550. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1551. dp_rx_nbuf_free(nbuf);
  1552. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1553. return;
  1554. }
  1555. if (vdev->mesh_vdev) {
  1556. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1557. == QDF_STATUS_SUCCESS) {
  1558. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1559. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1560. dp_rx_nbuf_free(nbuf);
  1561. return;
  1562. }
  1563. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1564. }
  1565. process_rx:
  1566. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1567. rx_tlv_hdr) &&
  1568. (vdev->rx_decap_type ==
  1569. htt_cmn_pkt_type_ethernet))) {
  1570. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1571. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1572. (eh->ether_dhost)) ? 1 : 0 ;
  1573. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1574. qdf_nbuf_len(nbuf));
  1575. if (is_broadcast) {
  1576. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1577. qdf_nbuf_len(nbuf));
  1578. }
  1579. }
  1580. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1581. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1582. } else {
  1583. /* Update the protocol tag in SKB based on CCE metadata */
  1584. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1585. EXCEPTION_DEST_RING_ID, true, true);
  1586. /* Update the flow tag in SKB based on FSE metadata */
  1587. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1588. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1589. qdf_nbuf_set_exc_frame(nbuf, 1);
  1590. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  1591. }
  1592. return;
  1593. }
  1594. /**
  1595. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1596. * @soc: core DP main context
  1597. * @nbuf: buffer pointer
  1598. * @rx_tlv_hdr: start of rx tlv header
  1599. * @txrx_peer: txrx peer handle
  1600. *
  1601. * return: void
  1602. */
  1603. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1604. uint8_t *rx_tlv_hdr,
  1605. struct dp_txrx_peer *txrx_peer)
  1606. {
  1607. struct dp_vdev *vdev = NULL;
  1608. struct dp_pdev *pdev = NULL;
  1609. struct ol_if_ops *tops = NULL;
  1610. uint16_t rx_seq, fragno;
  1611. uint8_t is_raw;
  1612. unsigned int tid;
  1613. QDF_STATUS status;
  1614. struct cdp_rx_mic_err_info mic_failure_info;
  1615. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1616. rx_tlv_hdr))
  1617. return;
  1618. if (!txrx_peer) {
  1619. dp_info_rl("txrx_peer not found");
  1620. goto fail;
  1621. }
  1622. vdev = txrx_peer->vdev;
  1623. if (!vdev) {
  1624. dp_info_rl("VDEV not found");
  1625. goto fail;
  1626. }
  1627. pdev = vdev->pdev;
  1628. if (!pdev) {
  1629. dp_info_rl("PDEV not found");
  1630. goto fail;
  1631. }
  1632. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1633. if (is_raw) {
  1634. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1635. qdf_nbuf_data(nbuf));
  1636. /* Can get only last fragment */
  1637. if (fragno) {
  1638. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1639. qdf_nbuf_data(nbuf));
  1640. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1641. qdf_nbuf_data(nbuf));
  1642. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1643. tid, rx_seq, nbuf);
  1644. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1645. "status %d !", rx_seq, fragno, status);
  1646. return;
  1647. }
  1648. }
  1649. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1650. &mic_failure_info.da_mac_addr.bytes[0])) {
  1651. dp_err_rl("Failed to get da_mac_addr");
  1652. goto fail;
  1653. }
  1654. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1655. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1656. dp_err_rl("Failed to get ta_mac_addr");
  1657. goto fail;
  1658. }
  1659. mic_failure_info.key_id = 0;
  1660. mic_failure_info.multicast =
  1661. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1662. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1663. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1664. mic_failure_info.data = NULL;
  1665. mic_failure_info.vdev_id = vdev->vdev_id;
  1666. tops = pdev->soc->cdp_soc.ol_ops;
  1667. if (tops->rx_mic_error)
  1668. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1669. &mic_failure_info);
  1670. fail:
  1671. dp_rx_nbuf_free(nbuf);
  1672. return;
  1673. }
  1674. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1675. defined(WLAN_MCAST_MLO)
  1676. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1677. struct dp_vdev *vdev,
  1678. struct dp_txrx_peer *peer,
  1679. qdf_nbuf_t nbuf)
  1680. {
  1681. if (soc->arch_ops.dp_rx_mcast_handler) {
  1682. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1683. return true;
  1684. }
  1685. return false;
  1686. }
  1687. #else
  1688. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1689. struct dp_vdev *vdev,
  1690. struct dp_txrx_peer *peer,
  1691. qdf_nbuf_t nbuf)
  1692. {
  1693. return false;
  1694. }
  1695. #endif
  1696. /**
  1697. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1698. * Free any other packet which comes in
  1699. * this path.
  1700. *
  1701. * @soc: core DP main context
  1702. * @nbuf: buffer pointer
  1703. * @txrx_peer: txrx peer handle
  1704. * @rx_tlv_hdr: start of rx tlv header
  1705. * @err_src: rxdma/reo
  1706. *
  1707. * This function indicates EAPOL frame received in wbm error ring to stack.
  1708. * Any other frame should be dropped.
  1709. *
  1710. * Return: SUCCESS if delivered to stack
  1711. */
  1712. static void
  1713. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1714. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1715. enum hal_rx_wbm_error_source err_src)
  1716. {
  1717. uint32_t pkt_len;
  1718. uint16_t msdu_len;
  1719. struct dp_vdev *vdev;
  1720. struct hal_rx_msdu_metadata msdu_metadata;
  1721. bool is_eapol;
  1722. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1723. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1724. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1725. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1726. if (dp_rx_check_pkt_len(soc, pkt_len))
  1727. goto drop_nbuf;
  1728. /* Set length in nbuf */
  1729. qdf_nbuf_set_pktlen(
  1730. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1731. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1732. }
  1733. /*
  1734. * Check if DMA completed -- msdu_done is the last bit
  1735. * to be written
  1736. */
  1737. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1738. dp_err_rl("MSDU DONE failure");
  1739. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1740. QDF_TRACE_LEVEL_INFO);
  1741. qdf_assert(0);
  1742. }
  1743. if (!txrx_peer)
  1744. goto drop_nbuf;
  1745. vdev = txrx_peer->vdev;
  1746. if (!vdev) {
  1747. dp_err_rl("Null vdev!");
  1748. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1749. goto drop_nbuf;
  1750. }
  1751. /*
  1752. * Advance the packet start pointer by total size of
  1753. * pre-header TLV's
  1754. */
  1755. if (qdf_nbuf_is_frag(nbuf))
  1756. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1757. else
  1758. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1759. soc->rx_pkt_tlv_size));
  1760. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf))
  1761. return;
  1762. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1763. /*
  1764. * Indicate EAPOL frame to stack only when vap mac address
  1765. * matches the destination address.
  1766. */
  1767. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1768. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1769. qdf_ether_header_t *eh =
  1770. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1771. if (dp_rx_err_match_dhost(eh, vdev)) {
  1772. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1773. qdf_nbuf_len(nbuf));
  1774. /*
  1775. * Update the protocol tag in SKB based on
  1776. * CCE metadata.
  1777. */
  1778. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1779. EXCEPTION_DEST_RING_ID,
  1780. true, true);
  1781. /* Update the flow tag in SKB based on FSE metadata */
  1782. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1783. true);
  1784. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1785. qdf_nbuf_len(nbuf),
  1786. vdev->pdev->enhanced_stats_en);
  1787. qdf_nbuf_set_exc_frame(nbuf, 1);
  1788. qdf_nbuf_set_next(nbuf, NULL);
  1789. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1790. NULL, is_eapol);
  1791. return;
  1792. }
  1793. }
  1794. drop_nbuf:
  1795. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1796. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1797. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1798. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1799. dp_rx_nbuf_free(nbuf);
  1800. }
  1801. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1802. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1803. /**
  1804. * dp_rx_link_cookie_check() - Validate link desc cookie
  1805. * @ring_desc: ring descriptor
  1806. *
  1807. * Return: qdf status
  1808. */
  1809. static inline QDF_STATUS
  1810. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1811. {
  1812. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1813. return QDF_STATUS_E_FAILURE;
  1814. return QDF_STATUS_SUCCESS;
  1815. }
  1816. /**
  1817. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1818. * @ring_desc: ring descriptor
  1819. *
  1820. * Return: None
  1821. */
  1822. static inline void
  1823. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1824. {
  1825. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1826. }
  1827. #else
  1828. static inline QDF_STATUS
  1829. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1830. {
  1831. return QDF_STATUS_SUCCESS;
  1832. }
  1833. static inline void
  1834. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1835. {
  1836. }
  1837. #endif
  1838. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1839. /**
  1840. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1841. * @soc: Datapath soc structure
  1842. * @paddr: paddr of the buffer in RX err ring
  1843. * @sw_cookie: SW cookie of the buffer in RX err ring
  1844. * @rbm: Return buffer manager of the buffer in RX err ring
  1845. *
  1846. * Returns: None
  1847. */
  1848. static inline void
  1849. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1850. uint32_t sw_cookie, uint8_t rbm)
  1851. {
  1852. struct dp_buf_info_record *record;
  1853. uint32_t idx;
  1854. if (qdf_unlikely(!soc->rx_err_ring_history))
  1855. return;
  1856. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1857. DP_RX_ERR_HIST_MAX);
  1858. /* No NULL check needed for record since its an array */
  1859. record = &soc->rx_err_ring_history->entry[idx];
  1860. record->timestamp = qdf_get_log_timestamp();
  1861. record->hbi.paddr = paddr;
  1862. record->hbi.sw_cookie = sw_cookie;
  1863. record->hbi.rbm = rbm;
  1864. }
  1865. #else
  1866. static inline void
  1867. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1868. uint32_t sw_cookie, uint8_t rbm)
  1869. {
  1870. }
  1871. #endif
  1872. #ifdef HANDLE_RX_REROUTE_ERR
  1873. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1874. hal_ring_desc_t ring_desc)
  1875. {
  1876. int lmac_id = DP_INVALID_LMAC_ID;
  1877. struct dp_rx_desc *rx_desc;
  1878. struct hal_buf_info hbi;
  1879. struct dp_pdev *pdev;
  1880. struct rx_desc_pool *rx_desc_pool;
  1881. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1882. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1883. /* sanity */
  1884. if (!rx_desc) {
  1885. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1886. goto assert_return;
  1887. }
  1888. if (!rx_desc->nbuf)
  1889. goto assert_return;
  1890. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1891. hbi.sw_cookie,
  1892. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1893. ring_desc));
  1894. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1895. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1896. rx_desc->in_err_state = 1;
  1897. goto assert_return;
  1898. }
  1899. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1900. /* After this point the rx_desc and nbuf are valid */
  1901. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1902. qdf_assert_always(!rx_desc->unmapped);
  1903. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1904. rx_desc->unmapped = 1;
  1905. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1906. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1907. rx_desc->pool_id);
  1908. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1909. lmac_id = rx_desc->pool_id;
  1910. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1911. &pdev->free_list_tail,
  1912. rx_desc);
  1913. return lmac_id;
  1914. assert_return:
  1915. qdf_assert(0);
  1916. return lmac_id;
  1917. }
  1918. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1919. {
  1920. int ret;
  1921. uint64_t cur_time_stamp;
  1922. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1923. /* Recover if overall error count exceeds threshold */
  1924. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1925. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1926. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1927. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1928. soc->rx_route_err_start_pkt_ts);
  1929. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1930. }
  1931. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1932. if (!soc->rx_route_err_start_pkt_ts)
  1933. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1934. /* Recover if threshold number of packets received in threshold time */
  1935. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1936. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1937. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1938. if (soc->rx_route_err_in_window >
  1939. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1940. qdf_trigger_self_recovery(NULL,
  1941. QDF_RX_REG_PKT_ROUTE_ERR);
  1942. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1943. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1944. soc->rx_route_err_start_pkt_ts);
  1945. } else {
  1946. soc->rx_route_err_in_window = 1;
  1947. }
  1948. } else {
  1949. soc->rx_route_err_in_window++;
  1950. }
  1951. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1952. return ret;
  1953. }
  1954. #else /* HANDLE_RX_REROUTE_ERR */
  1955. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1956. {
  1957. qdf_assert_always(0);
  1958. return DP_INVALID_LMAC_ID;
  1959. }
  1960. #endif /* HANDLE_RX_REROUTE_ERR */
  1961. uint32_t
  1962. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1963. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1964. {
  1965. hal_ring_desc_t ring_desc;
  1966. hal_soc_handle_t hal_soc;
  1967. uint32_t count = 0;
  1968. uint32_t rx_bufs_used = 0;
  1969. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1970. uint8_t mac_id = 0;
  1971. uint8_t buf_type;
  1972. uint8_t err_status;
  1973. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1974. struct hal_buf_info hbi;
  1975. struct dp_pdev *dp_pdev;
  1976. struct dp_srng *dp_rxdma_srng;
  1977. struct rx_desc_pool *rx_desc_pool;
  1978. void *link_desc_va;
  1979. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1980. uint16_t num_msdus;
  1981. struct dp_rx_desc *rx_desc = NULL;
  1982. QDF_STATUS status;
  1983. bool ret;
  1984. uint32_t error_code = 0;
  1985. bool sw_pn_check_needed;
  1986. /* Debug -- Remove later */
  1987. qdf_assert(soc && hal_ring_hdl);
  1988. hal_soc = soc->hal_soc;
  1989. /* Debug -- Remove later */
  1990. qdf_assert(hal_soc);
  1991. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1992. /* TODO */
  1993. /*
  1994. * Need API to convert from hal_ring pointer to
  1995. * Ring Type / Ring Id combo
  1996. */
  1997. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1998. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1999. hal_ring_hdl);
  2000. goto done;
  2001. }
  2002. while (qdf_likely(quota-- && (ring_desc =
  2003. hal_srng_dst_peek(hal_soc,
  2004. hal_ring_hdl)))) {
  2005. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  2006. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  2007. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  2008. if (err_status == HAL_REO_ERROR_DETECTED)
  2009. error_code = hal_rx_get_reo_error_code(hal_soc,
  2010. ring_desc);
  2011. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  2012. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  2013. err_status,
  2014. error_code);
  2015. if (!sw_pn_check_needed) {
  2016. /*
  2017. * MPDU desc info will be present in the REO desc
  2018. * only in the below scenarios
  2019. * 1) pn_in_dest_disabled: always
  2020. * 2) pn_in_dest enabled: All cases except 2k-jup
  2021. * and OOR errors
  2022. */
  2023. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  2024. &mpdu_desc_info);
  2025. }
  2026. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  2027. goto next_entry;
  2028. /*
  2029. * For REO error ring, only MSDU LINK DESC is expected.
  2030. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  2031. */
  2032. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  2033. int lmac_id;
  2034. lmac_id = dp_rx_err_exception(soc, ring_desc);
  2035. if (lmac_id >= 0)
  2036. rx_bufs_reaped[lmac_id] += 1;
  2037. goto next_entry;
  2038. }
  2039. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  2040. &hbi);
  2041. /*
  2042. * check for the magic number in the sw cookie
  2043. */
  2044. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  2045. soc->link_desc_id_start);
  2046. status = dp_rx_link_cookie_check(ring_desc);
  2047. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2048. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  2049. break;
  2050. }
  2051. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2052. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  2053. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  2054. &num_msdus);
  2055. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  2056. msdu_list.sw_cookie[0],
  2057. msdu_list.rbm[0]);
  2058. // TODO - BE- Check if the RBM is to be checked for all chips
  2059. if (qdf_unlikely((msdu_list.rbm[0] !=
  2060. dp_rx_get_rx_bm_id(soc)) &&
  2061. (msdu_list.rbm[0] !=
  2062. soc->idle_link_bm_id) &&
  2063. (msdu_list.rbm[0] !=
  2064. dp_rx_get_defrag_bm_id(soc)))) {
  2065. /* TODO */
  2066. /* Call appropriate handler */
  2067. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2068. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  2069. dp_rx_err_err("%pK: Invalid RBM %d",
  2070. soc, msdu_list.rbm[0]);
  2071. }
  2072. /* Return link descriptor through WBM ring (SW2WBM)*/
  2073. dp_rx_link_desc_return(soc, ring_desc,
  2074. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  2075. goto next_entry;
  2076. }
  2077. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2078. soc,
  2079. msdu_list.sw_cookie[0]);
  2080. qdf_assert_always(rx_desc);
  2081. mac_id = rx_desc->pool_id;
  2082. if (sw_pn_check_needed) {
  2083. goto process_reo_error_code;
  2084. }
  2085. if (mpdu_desc_info.bar_frame) {
  2086. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  2087. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  2088. &mpdu_desc_info, err_status,
  2089. error_code);
  2090. rx_bufs_reaped[mac_id] += 1;
  2091. goto next_entry;
  2092. }
  2093. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  2094. /*
  2095. * We only handle one msdu per link desc for fragmented
  2096. * case. We drop the msdus and release the link desc
  2097. * back if there are more than one msdu in link desc.
  2098. */
  2099. if (qdf_unlikely(num_msdus > 1)) {
  2100. count = dp_rx_msdus_drop(soc, ring_desc,
  2101. &mpdu_desc_info,
  2102. &mac_id, quota);
  2103. rx_bufs_reaped[mac_id] += count;
  2104. goto next_entry;
  2105. }
  2106. /*
  2107. * this is a unlikely scenario where the host is reaping
  2108. * a descriptor which it already reaped just a while ago
  2109. * but is yet to replenish it back to HW.
  2110. * In this case host will dump the last 128 descriptors
  2111. * including the software descriptor rx_desc and assert.
  2112. */
  2113. if (qdf_unlikely(!rx_desc->in_use)) {
  2114. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  2115. dp_info_rl("Reaping rx_desc not in use!");
  2116. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2117. ring_desc, rx_desc);
  2118. /* ignore duplicate RX desc and continue */
  2119. /* Pop out the descriptor */
  2120. goto next_entry;
  2121. }
  2122. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  2123. msdu_list.paddr[0]);
  2124. if (!ret) {
  2125. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2126. rx_desc->in_err_state = 1;
  2127. goto next_entry;
  2128. }
  2129. count = dp_rx_frag_handle(soc,
  2130. ring_desc, &mpdu_desc_info,
  2131. rx_desc, &mac_id, quota);
  2132. rx_bufs_reaped[mac_id] += count;
  2133. DP_STATS_INC(soc, rx.rx_frags, 1);
  2134. goto next_entry;
  2135. }
  2136. process_reo_error_code:
  2137. /*
  2138. * Expect REO errors to be handled after this point
  2139. */
  2140. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  2141. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  2142. switch (error_code) {
  2143. case HAL_REO_ERR_PN_CHECK_FAILED:
  2144. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2145. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2146. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2147. if (dp_pdev)
  2148. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2149. count = dp_rx_pn_error_handle(soc,
  2150. ring_desc,
  2151. &mpdu_desc_info, &mac_id,
  2152. quota);
  2153. rx_bufs_reaped[mac_id] += count;
  2154. break;
  2155. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2156. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2157. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2158. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2159. case HAL_REO_ERR_BAR_FRAME_OOR:
  2160. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2161. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2162. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2163. if (dp_pdev)
  2164. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2165. count = dp_rx_reo_err_entry_process(
  2166. soc,
  2167. ring_desc,
  2168. &mpdu_desc_info,
  2169. link_desc_va,
  2170. error_code);
  2171. rx_bufs_reaped[mac_id] += count;
  2172. break;
  2173. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2174. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2175. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2176. case HAL_REO_ERR_BA_DUPLICATE:
  2177. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2178. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2179. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2180. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2181. count = dp_rx_msdus_drop(soc, ring_desc,
  2182. &mpdu_desc_info,
  2183. &mac_id, quota);
  2184. rx_bufs_reaped[mac_id] += count;
  2185. break;
  2186. default:
  2187. /* Assert if unexpected error type */
  2188. qdf_assert_always(0);
  2189. }
  2190. next_entry:
  2191. dp_rx_link_cookie_invalidate(ring_desc);
  2192. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2193. }
  2194. done:
  2195. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2196. if (soc->rx.flags.defrag_timeout_check) {
  2197. uint32_t now_ms =
  2198. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2199. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2200. dp_rx_defrag_waitlist_flush(soc);
  2201. }
  2202. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2203. if (rx_bufs_reaped[mac_id]) {
  2204. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2205. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2206. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2207. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2208. rx_desc_pool,
  2209. rx_bufs_reaped[mac_id],
  2210. &dp_pdev->free_list_head,
  2211. &dp_pdev->free_list_tail);
  2212. rx_bufs_used += rx_bufs_reaped[mac_id];
  2213. }
  2214. }
  2215. return rx_bufs_used; /* Assume no scale factor for now */
  2216. }
  2217. #ifdef DROP_RXDMA_DECRYPT_ERR
  2218. /**
  2219. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2220. *
  2221. * Return: true if rxdma decrypt err frames are handled and false otheriwse
  2222. */
  2223. static inline bool dp_handle_rxdma_decrypt_err(void)
  2224. {
  2225. return false;
  2226. }
  2227. #else
  2228. static inline bool dp_handle_rxdma_decrypt_err(void)
  2229. {
  2230. return true;
  2231. }
  2232. #endif
  2233. /*
  2234. * dp_rx_wbm_sg_list_last_msdu_war() - war for HW issue
  2235. *
  2236. * This is a war for HW issue where length is only valid in last msdu
  2237. *@soc: DP SOC handle
  2238. */
  2239. static inline void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2240. {
  2241. if (soc->wbm_sg_last_msdu_war) {
  2242. uint32_t len;
  2243. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2244. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2245. qdf_nbuf_data(temp));
  2246. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2247. while (temp) {
  2248. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2249. temp = temp->next;
  2250. }
  2251. }
  2252. }
  2253. #ifdef RX_DESC_DEBUG_CHECK
  2254. /**
  2255. * dp_rx_wbm_desc_nbuf_sanity_check - Add sanity check to for WBM rx_desc paddr
  2256. * corruption
  2257. *
  2258. * @ring_desc: REO ring descriptor
  2259. * @rx_desc: Rx descriptor
  2260. *
  2261. * Return: NONE
  2262. */
  2263. static
  2264. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2265. hal_ring_desc_t ring_desc,
  2266. struct dp_rx_desc *rx_desc)
  2267. {
  2268. struct hal_buf_info hbi;
  2269. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2270. /* Sanity check for possible buffer paddr corruption */
  2271. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2272. return QDF_STATUS_SUCCESS;
  2273. return QDF_STATUS_E_FAILURE;
  2274. }
  2275. #else
  2276. static
  2277. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2278. hal_ring_desc_t ring_desc,
  2279. struct dp_rx_desc *rx_desc)
  2280. {
  2281. return QDF_STATUS_SUCCESS;
  2282. }
  2283. #endif
  2284. static inline bool
  2285. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2286. {
  2287. /*
  2288. * Currently Null Queue and Unencrypted error handlers has support for
  2289. * SG. Other error handler do not deal with SG buffer.
  2290. */
  2291. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2292. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2293. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2294. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2295. return true;
  2296. return false;
  2297. }
  2298. uint32_t
  2299. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2300. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2301. {
  2302. hal_ring_desc_t ring_desc;
  2303. hal_soc_handle_t hal_soc;
  2304. struct dp_rx_desc *rx_desc;
  2305. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  2306. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  2307. uint32_t rx_bufs_used = 0;
  2308. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2309. uint8_t buf_type;
  2310. uint8_t mac_id;
  2311. struct dp_pdev *dp_pdev;
  2312. struct dp_srng *dp_rxdma_srng;
  2313. struct rx_desc_pool *rx_desc_pool;
  2314. uint8_t *rx_tlv_hdr;
  2315. qdf_nbuf_t nbuf_head = NULL;
  2316. qdf_nbuf_t nbuf_tail = NULL;
  2317. qdf_nbuf_t nbuf, next;
  2318. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2319. uint8_t pool_id;
  2320. uint8_t tid = 0;
  2321. uint8_t msdu_continuation = 0;
  2322. bool process_sg_buf = false;
  2323. uint32_t wbm_err_src;
  2324. QDF_STATUS status;
  2325. /* Debug -- Remove later */
  2326. qdf_assert(soc && hal_ring_hdl);
  2327. hal_soc = soc->hal_soc;
  2328. /* Debug -- Remove later */
  2329. qdf_assert(hal_soc);
  2330. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2331. /* TODO */
  2332. /*
  2333. * Need API to convert from hal_ring pointer to
  2334. * Ring Type / Ring Id combo
  2335. */
  2336. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  2337. soc, hal_ring_hdl);
  2338. goto done;
  2339. }
  2340. while (qdf_likely(quota)) {
  2341. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2342. if (qdf_unlikely(!ring_desc))
  2343. break;
  2344. /* XXX */
  2345. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  2346. /*
  2347. * For WBM ring, expect only MSDU buffers
  2348. */
  2349. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  2350. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  2351. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  2352. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  2353. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  2354. ring_desc,
  2355. &rx_desc)) {
  2356. dp_rx_err_err("get rx desc from hal_desc failed");
  2357. continue;
  2358. }
  2359. qdf_assert_always(rx_desc);
  2360. if (!dp_rx_desc_check_magic(rx_desc)) {
  2361. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  2362. soc, rx_desc);
  2363. continue;
  2364. }
  2365. /*
  2366. * this is a unlikely scenario where the host is reaping
  2367. * a descriptor which it already reaped just a while ago
  2368. * but is yet to replenish it back to HW.
  2369. * In this case host will dump the last 128 descriptors
  2370. * including the software descriptor rx_desc and assert.
  2371. */
  2372. if (qdf_unlikely(!rx_desc->in_use)) {
  2373. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  2374. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2375. ring_desc, rx_desc);
  2376. continue;
  2377. }
  2378. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  2379. nbuf = rx_desc->nbuf;
  2380. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, ring_desc,
  2381. rx_desc);
  2382. if (qdf_likely(QDF_IS_STATUS_ERROR(status))) {
  2383. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2384. dp_info_rl("Rx error Nbuf sanity check failure!");
  2385. rx_desc->in_err_state = 1;
  2386. rx_desc->unmapped = 1;
  2387. rx_bufs_reaped[rx_desc->pool_id]++;
  2388. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2389. &tail[rx_desc->pool_id],
  2390. rx_desc);
  2391. continue;
  2392. }
  2393. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2394. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2395. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  2396. rx_desc->unmapped = 1;
  2397. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2398. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  2399. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  2400. /* SG is detected from continuation bit */
  2401. msdu_continuation =
  2402. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  2403. ring_desc);
  2404. if (msdu_continuation &&
  2405. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  2406. /* Update length from first buffer in SG */
  2407. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  2408. hal_rx_msdu_start_msdu_len_get(
  2409. soc->hal_soc,
  2410. qdf_nbuf_data(nbuf));
  2411. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  2412. }
  2413. if (msdu_continuation) {
  2414. /* MSDU continued packets */
  2415. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  2416. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2417. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2418. } else {
  2419. /* This is the terminal packet in SG */
  2420. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  2421. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  2422. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2423. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2424. process_sg_buf = true;
  2425. }
  2426. }
  2427. /*
  2428. * save the wbm desc info in nbuf TLV. We will need this
  2429. * info when we do the actual nbuf processing
  2430. */
  2431. wbm_err_info.pool_id = rx_desc->pool_id;
  2432. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2433. qdf_nbuf_data(nbuf),
  2434. (uint8_t *)&wbm_err_info,
  2435. sizeof(wbm_err_info));
  2436. rx_bufs_reaped[rx_desc->pool_id]++;
  2437. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  2438. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  2439. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  2440. nbuf);
  2441. if (process_sg_buf) {
  2442. if (!dp_rx_buffer_pool_refill(
  2443. soc,
  2444. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2445. rx_desc->pool_id))
  2446. DP_RX_MERGE_TWO_LIST(
  2447. nbuf_head, nbuf_tail,
  2448. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2449. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  2450. dp_rx_wbm_sg_list_last_msdu_war(soc);
  2451. dp_rx_wbm_sg_list_reset(soc);
  2452. process_sg_buf = false;
  2453. }
  2454. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  2455. rx_desc->pool_id)) {
  2456. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  2457. }
  2458. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2459. &tail[rx_desc->pool_id],
  2460. rx_desc);
  2461. /*
  2462. * if continuation bit is set then we have MSDU spread
  2463. * across multiple buffers, let us not decrement quota
  2464. * till we reap all buffers of that MSDU.
  2465. */
  2466. if (qdf_likely(!msdu_continuation))
  2467. quota -= 1;
  2468. }
  2469. done:
  2470. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2471. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2472. if (rx_bufs_reaped[mac_id]) {
  2473. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2474. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2475. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2476. rx_desc_pool, rx_bufs_reaped[mac_id],
  2477. &head[mac_id], &tail[mac_id]);
  2478. rx_bufs_used += rx_bufs_reaped[mac_id];
  2479. }
  2480. }
  2481. nbuf = nbuf_head;
  2482. while (nbuf) {
  2483. struct dp_txrx_peer *txrx_peer;
  2484. struct dp_peer *peer;
  2485. uint16_t peer_id;
  2486. uint8_t err_code;
  2487. uint8_t *tlv_hdr;
  2488. uint32_t peer_meta_data;
  2489. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2490. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2491. /*
  2492. * retrieve the wbm desc info from nbuf TLV, so we can
  2493. * handle error cases appropriately
  2494. */
  2495. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2496. (uint8_t *)&wbm_err_info,
  2497. sizeof(wbm_err_info));
  2498. peer_meta_data = hal_rx_mpdu_peer_meta_data_get(soc->hal_soc,
  2499. rx_tlv_hdr);
  2500. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2501. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2502. &txrx_ref_handle,
  2503. DP_MOD_ID_RX_ERR);
  2504. if (!txrx_peer)
  2505. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  2506. peer_id, wbm_err_info.wbm_err_src,
  2507. wbm_err_info.reo_psh_rsn);
  2508. /* Set queue_mapping in nbuf to 0 */
  2509. dp_set_rx_queue(nbuf, 0);
  2510. next = nbuf->next;
  2511. /*
  2512. * Form the SG for msdu continued buffers
  2513. * QCN9000 has this support
  2514. */
  2515. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2516. nbuf = dp_rx_sg_create(soc, nbuf);
  2517. next = nbuf->next;
  2518. /*
  2519. * SG error handling is not done correctly,
  2520. * drop SG frames for now.
  2521. */
  2522. dp_rx_nbuf_free(nbuf);
  2523. dp_info_rl("scattered msdu dropped");
  2524. nbuf = next;
  2525. if (txrx_peer)
  2526. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2527. DP_MOD_ID_RX_ERR);
  2528. continue;
  2529. }
  2530. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2531. if (wbm_err_info.reo_psh_rsn
  2532. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2533. DP_STATS_INC(soc,
  2534. rx.err.reo_error
  2535. [wbm_err_info.reo_err_code], 1);
  2536. /* increment @pdev level */
  2537. pool_id = wbm_err_info.pool_id;
  2538. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2539. if (dp_pdev)
  2540. DP_STATS_INC(dp_pdev, err.reo_error,
  2541. 1);
  2542. switch (wbm_err_info.reo_err_code) {
  2543. /*
  2544. * Handling for packets which have NULL REO
  2545. * queue descriptor
  2546. */
  2547. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2548. pool_id = wbm_err_info.pool_id;
  2549. dp_rx_null_q_desc_handle(soc, nbuf,
  2550. rx_tlv_hdr,
  2551. pool_id,
  2552. txrx_peer);
  2553. break;
  2554. /* TODO */
  2555. /* Add per error code accounting */
  2556. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2557. if (txrx_peer)
  2558. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2559. rx.err.jump_2k_err,
  2560. 1);
  2561. pool_id = wbm_err_info.pool_id;
  2562. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2563. rx_tlv_hdr)) {
  2564. tid =
  2565. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2566. }
  2567. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2568. hal_rx_msdu_start_msdu_len_get(
  2569. soc->hal_soc, rx_tlv_hdr);
  2570. nbuf->next = NULL;
  2571. dp_2k_jump_handle(soc, nbuf,
  2572. rx_tlv_hdr,
  2573. peer_id, tid);
  2574. break;
  2575. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2576. if (txrx_peer)
  2577. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2578. rx.err.oor_err,
  2579. 1);
  2580. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2581. rx_tlv_hdr)) {
  2582. tid =
  2583. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2584. }
  2585. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2586. hal_rx_msdu_start_msdu_len_get(
  2587. soc->hal_soc, rx_tlv_hdr);
  2588. nbuf->next = NULL;
  2589. dp_rx_oor_handle(soc, nbuf,
  2590. peer_id,
  2591. rx_tlv_hdr);
  2592. break;
  2593. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2594. case HAL_REO_ERR_BAR_FRAME_OOR:
  2595. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2596. if (peer) {
  2597. dp_rx_err_handle_bar(soc, peer,
  2598. nbuf);
  2599. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2600. }
  2601. dp_rx_nbuf_free(nbuf);
  2602. break;
  2603. case HAL_REO_ERR_PN_CHECK_FAILED:
  2604. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2605. if (txrx_peer)
  2606. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2607. rx.err.pn_err,
  2608. 1);
  2609. dp_rx_nbuf_free(nbuf);
  2610. break;
  2611. default:
  2612. dp_info_rl("Got pkt with REO ERROR: %d",
  2613. wbm_err_info.reo_err_code);
  2614. dp_rx_nbuf_free(nbuf);
  2615. }
  2616. } else if (wbm_err_info.reo_psh_rsn
  2617. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2618. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2619. rx_tlv_hdr,
  2620. HAL_RX_WBM_ERR_SRC_REO);
  2621. } else {
  2622. /* should not enter here */
  2623. dp_rx_err_alert("invalid reo push reason %u",
  2624. wbm_err_info.reo_psh_rsn);
  2625. dp_rx_nbuf_free(nbuf);
  2626. qdf_assert_always(0);
  2627. }
  2628. } else if (wbm_err_info.wbm_err_src ==
  2629. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2630. if (wbm_err_info.rxdma_psh_rsn
  2631. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2632. DP_STATS_INC(soc,
  2633. rx.err.rxdma_error
  2634. [wbm_err_info.rxdma_err_code], 1);
  2635. /* increment @pdev level */
  2636. pool_id = wbm_err_info.pool_id;
  2637. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2638. if (dp_pdev)
  2639. DP_STATS_INC(dp_pdev,
  2640. err.rxdma_error, 1);
  2641. switch (wbm_err_info.rxdma_err_code) {
  2642. case HAL_RXDMA_ERR_UNENCRYPTED:
  2643. case HAL_RXDMA_ERR_WIFI_PARSE:
  2644. if (txrx_peer)
  2645. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2646. rx.err.rxdma_wifi_parse_err,
  2647. 1);
  2648. pool_id = wbm_err_info.pool_id;
  2649. dp_rx_process_rxdma_err(soc, nbuf,
  2650. rx_tlv_hdr,
  2651. txrx_peer,
  2652. wbm_err_info.
  2653. rxdma_err_code,
  2654. pool_id);
  2655. break;
  2656. case HAL_RXDMA_ERR_TKIP_MIC:
  2657. dp_rx_process_mic_error(soc, nbuf,
  2658. rx_tlv_hdr,
  2659. txrx_peer);
  2660. if (txrx_peer)
  2661. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2662. rx.err.mic_err,
  2663. 1);
  2664. break;
  2665. case HAL_RXDMA_ERR_DECRYPT:
  2666. if (txrx_peer) {
  2667. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2668. rx.err.decrypt_err,
  2669. 1);
  2670. dp_rx_nbuf_free(nbuf);
  2671. break;
  2672. }
  2673. if (!dp_handle_rxdma_decrypt_err()) {
  2674. dp_rx_nbuf_free(nbuf);
  2675. break;
  2676. }
  2677. pool_id = wbm_err_info.pool_id;
  2678. err_code = wbm_err_info.rxdma_err_code;
  2679. tlv_hdr = rx_tlv_hdr;
  2680. dp_rx_process_rxdma_err(soc, nbuf,
  2681. tlv_hdr, NULL,
  2682. err_code,
  2683. pool_id);
  2684. break;
  2685. case HAL_RXDMA_MULTICAST_ECHO:
  2686. if (txrx_peer)
  2687. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2688. rx.mec_drop, 1,
  2689. qdf_nbuf_len(nbuf));
  2690. dp_rx_nbuf_free(nbuf);
  2691. break;
  2692. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2693. pool_id = wbm_err_info.pool_id;
  2694. err_code = wbm_err_info.rxdma_err_code;
  2695. tlv_hdr = rx_tlv_hdr;
  2696. dp_rx_process_rxdma_err(soc, nbuf,
  2697. tlv_hdr, NULL,
  2698. err_code,
  2699. pool_id);
  2700. break;
  2701. default:
  2702. dp_rx_nbuf_free(nbuf);
  2703. dp_err_rl("RXDMA error %d",
  2704. wbm_err_info.rxdma_err_code);
  2705. }
  2706. } else if (wbm_err_info.rxdma_psh_rsn
  2707. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2708. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2709. rx_tlv_hdr,
  2710. HAL_RX_WBM_ERR_SRC_RXDMA);
  2711. } else if (wbm_err_info.rxdma_psh_rsn
  2712. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2713. dp_rx_err_err("rxdma push reason %u",
  2714. wbm_err_info.rxdma_psh_rsn);
  2715. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2716. dp_rx_nbuf_free(nbuf);
  2717. } else {
  2718. /* should not enter here */
  2719. dp_rx_err_alert("invalid rxdma push reason %u",
  2720. wbm_err_info.rxdma_psh_rsn);
  2721. dp_rx_nbuf_free(nbuf);
  2722. qdf_assert_always(0);
  2723. }
  2724. } else {
  2725. /* Should not come here */
  2726. qdf_assert(0);
  2727. }
  2728. if (txrx_peer)
  2729. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2730. DP_MOD_ID_RX_ERR);
  2731. nbuf = next;
  2732. }
  2733. return rx_bufs_used; /* Assume no scale factor for now */
  2734. }
  2735. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2736. /**
  2737. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2738. *
  2739. * @soc: core DP main context
  2740. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2741. * @rx_desc: void pointer to rx descriptor
  2742. *
  2743. * Return: void
  2744. */
  2745. static void dup_desc_dbg(struct dp_soc *soc,
  2746. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2747. void *rx_desc)
  2748. {
  2749. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2750. dp_rx_dump_info_and_assert(
  2751. soc,
  2752. soc->rx_rel_ring.hal_srng,
  2753. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2754. rx_desc);
  2755. }
  2756. /**
  2757. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2758. *
  2759. * @soc: core DP main context
  2760. * @mac_id: mac id which is one of 3 mac_ids
  2761. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2762. * @head: head of descs list to be freed
  2763. * @tail: tail of decs list to be freed
  2764. * Return: number of msdu in MPDU to be popped
  2765. */
  2766. static inline uint32_t
  2767. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2768. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2769. union dp_rx_desc_list_elem_t **head,
  2770. union dp_rx_desc_list_elem_t **tail)
  2771. {
  2772. void *rx_msdu_link_desc;
  2773. qdf_nbuf_t msdu;
  2774. qdf_nbuf_t last;
  2775. struct hal_rx_msdu_list msdu_list;
  2776. uint16_t num_msdus;
  2777. struct hal_buf_info buf_info;
  2778. uint32_t rx_bufs_used = 0;
  2779. uint32_t msdu_cnt;
  2780. uint32_t i;
  2781. uint8_t push_reason;
  2782. uint8_t rxdma_error_code = 0;
  2783. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2784. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2785. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2786. hal_rxdma_desc_t ring_desc;
  2787. struct rx_desc_pool *rx_desc_pool;
  2788. if (!pdev) {
  2789. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2790. soc, mac_id);
  2791. return rx_bufs_used;
  2792. }
  2793. msdu = 0;
  2794. last = NULL;
  2795. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2796. &buf_info, &msdu_cnt);
  2797. push_reason =
  2798. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2799. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2800. rxdma_error_code =
  2801. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2802. }
  2803. do {
  2804. rx_msdu_link_desc =
  2805. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2806. qdf_assert_always(rx_msdu_link_desc);
  2807. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2808. &msdu_list, &num_msdus);
  2809. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2810. /* if the msdus belongs to NSS offloaded radio &&
  2811. * the rbm is not SW1_BM then return the msdu_link
  2812. * descriptor without freeing the msdus (nbufs). let
  2813. * these buffers be given to NSS completion ring for
  2814. * NSS to free them.
  2815. * else iterate through the msdu link desc list and
  2816. * free each msdu in the list.
  2817. */
  2818. if (msdu_list.rbm[0] !=
  2819. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2820. wlan_cfg_get_dp_pdev_nss_enabled(
  2821. pdev->wlan_cfg_ctx))
  2822. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2823. else {
  2824. for (i = 0; i < num_msdus; i++) {
  2825. struct dp_rx_desc *rx_desc =
  2826. soc->arch_ops.
  2827. dp_rx_desc_cookie_2_va(
  2828. soc,
  2829. msdu_list.sw_cookie[i]);
  2830. qdf_assert_always(rx_desc);
  2831. msdu = rx_desc->nbuf;
  2832. /*
  2833. * this is a unlikely scenario
  2834. * where the host is reaping
  2835. * a descriptor which
  2836. * it already reaped just a while ago
  2837. * but is yet to replenish
  2838. * it back to HW.
  2839. * In this case host will dump
  2840. * the last 128 descriptors
  2841. * including the software descriptor
  2842. * rx_desc and assert.
  2843. */
  2844. ring_desc = rxdma_dst_ring_desc;
  2845. if (qdf_unlikely(!rx_desc->in_use)) {
  2846. dup_desc_dbg(soc,
  2847. ring_desc,
  2848. rx_desc);
  2849. continue;
  2850. }
  2851. rx_desc_pool = &soc->
  2852. rx_desc_buf[rx_desc->pool_id];
  2853. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2854. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  2855. msdu);
  2856. rx_desc->unmapped = 1;
  2857. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2858. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2859. soc, msdu);
  2860. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2861. rx_desc->pool_id);
  2862. rx_bufs_used++;
  2863. dp_rx_add_to_free_desc_list(head,
  2864. tail, rx_desc);
  2865. }
  2866. }
  2867. } else {
  2868. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2869. }
  2870. /*
  2871. * Store the current link buffer into to the local structure
  2872. * to be used for release purpose.
  2873. */
  2874. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2875. buf_info.paddr, buf_info.sw_cookie,
  2876. buf_info.rbm);
  2877. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2878. &buf_info);
  2879. dp_rx_link_desc_return_by_addr(soc,
  2880. (hal_buff_addrinfo_t)
  2881. rx_link_buf_info,
  2882. bm_action);
  2883. } while (buf_info.paddr);
  2884. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2885. if (pdev)
  2886. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2887. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2888. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2889. }
  2890. return rx_bufs_used;
  2891. }
  2892. uint32_t
  2893. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2894. uint32_t mac_id, uint32_t quota)
  2895. {
  2896. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2897. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2898. hal_soc_handle_t hal_soc;
  2899. void *err_dst_srng;
  2900. union dp_rx_desc_list_elem_t *head = NULL;
  2901. union dp_rx_desc_list_elem_t *tail = NULL;
  2902. struct dp_srng *dp_rxdma_srng;
  2903. struct rx_desc_pool *rx_desc_pool;
  2904. uint32_t work_done = 0;
  2905. uint32_t rx_bufs_used = 0;
  2906. if (!pdev)
  2907. return 0;
  2908. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2909. if (!err_dst_srng) {
  2910. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2911. soc, err_dst_srng);
  2912. return 0;
  2913. }
  2914. hal_soc = soc->hal_soc;
  2915. qdf_assert(hal_soc);
  2916. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2917. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2918. soc, err_dst_srng);
  2919. return 0;
  2920. }
  2921. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2922. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2923. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2924. rxdma_dst_ring_desc,
  2925. &head, &tail);
  2926. }
  2927. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2928. if (rx_bufs_used) {
  2929. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2930. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2931. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2932. } else {
  2933. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2934. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2935. }
  2936. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2937. rx_desc_pool, rx_bufs_used, &head, &tail);
  2938. work_done += rx_bufs_used;
  2939. }
  2940. return work_done;
  2941. }
  2942. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2943. static inline uint32_t
  2944. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2945. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2946. union dp_rx_desc_list_elem_t **head,
  2947. union dp_rx_desc_list_elem_t **tail)
  2948. {
  2949. void *rx_msdu_link_desc;
  2950. qdf_nbuf_t msdu;
  2951. qdf_nbuf_t last;
  2952. struct hal_rx_msdu_list msdu_list;
  2953. uint16_t num_msdus;
  2954. struct hal_buf_info buf_info;
  2955. uint32_t rx_bufs_used = 0, msdu_cnt, i;
  2956. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2957. struct rx_desc_pool *rx_desc_pool;
  2958. msdu = 0;
  2959. last = NULL;
  2960. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2961. &buf_info, &msdu_cnt);
  2962. do {
  2963. rx_msdu_link_desc =
  2964. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2965. if (!rx_msdu_link_desc) {
  2966. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2967. break;
  2968. }
  2969. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2970. &msdu_list, &num_msdus);
  2971. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2972. for (i = 0; i < num_msdus; i++) {
  2973. struct dp_rx_desc *rx_desc =
  2974. soc->arch_ops.dp_rx_desc_cookie_2_va(
  2975. soc,
  2976. msdu_list.sw_cookie[i]);
  2977. qdf_assert_always(rx_desc);
  2978. rx_desc_pool =
  2979. &soc->rx_desc_buf[rx_desc->pool_id];
  2980. msdu = rx_desc->nbuf;
  2981. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2982. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  2983. rx_desc->unmapped = 1;
  2984. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2985. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2986. rx_desc->pool_id);
  2987. rx_bufs_used++;
  2988. dp_rx_add_to_free_desc_list(head,
  2989. tail, rx_desc);
  2990. }
  2991. }
  2992. /*
  2993. * Store the current link buffer into to the local structure
  2994. * to be used for release purpose.
  2995. */
  2996. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2997. buf_info.paddr, buf_info.sw_cookie,
  2998. buf_info.rbm);
  2999. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  3000. &buf_info);
  3001. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  3002. rx_link_buf_info,
  3003. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  3004. } while (buf_info.paddr);
  3005. return rx_bufs_used;
  3006. }
  3007. /*
  3008. *
  3009. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  3010. *
  3011. * @soc: core DP main context
  3012. * @hal_desc: hal descriptor
  3013. * @buf_type: indicates if the buffer is of type link disc or msdu
  3014. * Return: None
  3015. *
  3016. * wbm_internal_error is seen in following scenarios :
  3017. *
  3018. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  3019. * 2. Null pointers detected during delinking process
  3020. *
  3021. * Some null pointer cases:
  3022. *
  3023. * a. MSDU buffer pointer is NULL
  3024. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  3025. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  3026. */
  3027. void
  3028. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  3029. uint32_t buf_type)
  3030. {
  3031. struct hal_buf_info buf_info = {0};
  3032. struct dp_rx_desc *rx_desc = NULL;
  3033. struct rx_desc_pool *rx_desc_pool;
  3034. uint32_t rx_bufs_reaped = 0;
  3035. union dp_rx_desc_list_elem_t *head = NULL;
  3036. union dp_rx_desc_list_elem_t *tail = NULL;
  3037. uint8_t pool_id;
  3038. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  3039. if (!buf_info.paddr) {
  3040. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  3041. return;
  3042. }
  3043. /* buffer_addr_info is the first element of ring_desc */
  3044. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  3045. &buf_info);
  3046. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  3047. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  3048. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  3049. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3050. soc,
  3051. buf_info.sw_cookie);
  3052. if (rx_desc && rx_desc->nbuf) {
  3053. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  3054. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3055. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  3056. rx_desc->nbuf);
  3057. rx_desc->unmapped = 1;
  3058. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3059. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  3060. rx_desc->pool_id);
  3061. dp_rx_add_to_free_desc_list(&head,
  3062. &tail,
  3063. rx_desc);
  3064. rx_bufs_reaped++;
  3065. }
  3066. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  3067. rx_bufs_reaped = dp_wbm_int_err_mpdu_pop(soc, pool_id,
  3068. hal_desc,
  3069. &head, &tail);
  3070. }
  3071. if (rx_bufs_reaped) {
  3072. struct rx_desc_pool *rx_desc_pool;
  3073. struct dp_srng *dp_rxdma_srng;
  3074. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  3075. dp_rxdma_srng = &soc->rx_refill_buf_ring[pool_id];
  3076. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  3077. dp_rx_buffers_replenish(soc, pool_id, dp_rxdma_srng,
  3078. rx_desc_pool,
  3079. rx_bufs_reaped,
  3080. &head, &tail);
  3081. }
  3082. }
  3083. #endif /* QCA_HOST_MODE_WIFI_DISABLED */