dp_rx.h 68 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _DP_RX_H
  20. #define _DP_RX_H
  21. #include "hal_rx.h"
  22. #include "dp_peer.h"
  23. #include "dp_internal.h"
  24. #include <qdf_tracepoint.h>
  25. #include "dp_ipa.h"
  26. #ifdef RXDMA_OPTIMIZATION
  27. #ifndef RX_DATA_BUFFER_ALIGNMENT
  28. #define RX_DATA_BUFFER_ALIGNMENT 128
  29. #endif
  30. #ifndef RX_MONITOR_BUFFER_ALIGNMENT
  31. #define RX_MONITOR_BUFFER_ALIGNMENT 128
  32. #endif
  33. #else /* RXDMA_OPTIMIZATION */
  34. #define RX_DATA_BUFFER_ALIGNMENT 4
  35. #define RX_MONITOR_BUFFER_ALIGNMENT 4
  36. #endif /* RXDMA_OPTIMIZATION */
  37. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  38. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW1_BM(sw0_bm_id)
  39. /* RBM value used for re-injecting defragmented packets into REO */
  40. #define DP_DEFRAG_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  41. #endif
  42. #define RX_BUFFER_RESERVATION 0
  43. #ifdef BE_PKTLOG_SUPPORT
  44. #define RX_MON_MIN_HEAD_ROOM 64
  45. #endif
  46. #define DP_DEFAULT_NOISEFLOOR (-96)
  47. #define DP_RX_DESC_MAGIC 0xdec0de
  48. #define dp_rx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX, params)
  49. #define dp_rx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX, params)
  50. #define dp_rx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX, params)
  51. #define dp_rx_info(params...) \
  52. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  53. #define dp_rx_info_rl(params...) \
  54. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  55. #define dp_rx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX, params)
  56. /**
  57. * enum dp_rx_desc_state
  58. *
  59. * @RX_DESC_REPLENISH: rx desc replenished
  60. * @RX_DESC_FREELIST: rx desc in freelist
  61. */
  62. enum dp_rx_desc_state {
  63. RX_DESC_REPLENISHED,
  64. RX_DESC_IN_FREELIST,
  65. };
  66. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  67. /**
  68. * struct dp_rx_desc_dbg_info
  69. *
  70. * @freelist_caller: name of the function that put the
  71. * the rx desc in freelist
  72. * @freelist_ts: timestamp when the rx desc is put in
  73. * a freelist
  74. * @replenish_caller: name of the function that last
  75. * replenished the rx desc
  76. * @replenish_ts: last replenish timestamp
  77. * @prev_nbuf: previous nbuf info
  78. * @prev_nbuf_data_addr: previous nbuf data address
  79. */
  80. struct dp_rx_desc_dbg_info {
  81. char freelist_caller[QDF_MEM_FUNC_NAME_SIZE];
  82. uint64_t freelist_ts;
  83. char replenish_caller[QDF_MEM_FUNC_NAME_SIZE];
  84. uint64_t replenish_ts;
  85. qdf_nbuf_t prev_nbuf;
  86. uint8_t *prev_nbuf_data_addr;
  87. };
  88. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  89. /**
  90. * struct dp_rx_desc
  91. *
  92. * @nbuf : VA of the "skb" posted
  93. * @rx_buf_start : VA of the original Rx buffer, before
  94. * movement of any skb->data pointer
  95. * @paddr_buf_start : PA of the original Rx buffer, before
  96. * movement of any frag pointer
  97. * @cookie : index into the sw array which holds
  98. * the sw Rx descriptors
  99. * Cookie space is 21 bits:
  100. * lower 18 bits -- index
  101. * upper 3 bits -- pool_id
  102. * @pool_id : pool Id for which this allocated.
  103. * Can only be used if there is no flow
  104. * steering
  105. * @in_use rx_desc is in use
  106. * @unmapped used to mark rx_desc an unmapped if the corresponding
  107. * nbuf is already unmapped
  108. * @in_err_state : Nbuf sanity failed for this descriptor.
  109. * @nbuf_data_addr : VA of nbuf data posted
  110. */
  111. struct dp_rx_desc {
  112. qdf_nbuf_t nbuf;
  113. uint8_t *rx_buf_start;
  114. qdf_dma_addr_t paddr_buf_start;
  115. uint32_t cookie;
  116. uint8_t pool_id;
  117. #ifdef RX_DESC_DEBUG_CHECK
  118. uint32_t magic;
  119. uint8_t *nbuf_data_addr;
  120. struct dp_rx_desc_dbg_info *dbg_info;
  121. #endif
  122. uint8_t in_use:1,
  123. unmapped:1,
  124. in_err_state:1;
  125. };
  126. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  127. #ifdef ATH_RX_PRI_SAVE
  128. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  129. (qdf_nbuf_set_priority(_nbuf, _tid))
  130. #else
  131. #define DP_RX_TID_SAVE(_nbuf, _tid)
  132. #endif
  133. /* RX Descriptor Multi Page memory alloc related */
  134. #define DP_RX_DESC_OFFSET_NUM_BITS 8
  135. #define DP_RX_DESC_PAGE_ID_NUM_BITS 8
  136. #define DP_RX_DESC_POOL_ID_NUM_BITS 4
  137. #define DP_RX_DESC_PAGE_ID_SHIFT DP_RX_DESC_OFFSET_NUM_BITS
  138. #define DP_RX_DESC_POOL_ID_SHIFT \
  139. (DP_RX_DESC_OFFSET_NUM_BITS + DP_RX_DESC_PAGE_ID_NUM_BITS)
  140. #define RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK \
  141. (((1 << DP_RX_DESC_POOL_ID_NUM_BITS) - 1) << DP_RX_DESC_POOL_ID_SHIFT)
  142. #define RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK \
  143. (((1 << DP_RX_DESC_PAGE_ID_NUM_BITS) - 1) << \
  144. DP_RX_DESC_PAGE_ID_SHIFT)
  145. #define RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK \
  146. ((1 << DP_RX_DESC_OFFSET_NUM_BITS) - 1)
  147. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(_cookie) \
  148. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK) >> \
  149. DP_RX_DESC_POOL_ID_SHIFT)
  150. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(_cookie) \
  151. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK) >> \
  152. DP_RX_DESC_PAGE_ID_SHIFT)
  153. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(_cookie) \
  154. ((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK)
  155. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  156. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  157. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  158. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  159. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  160. #define DP_RX_DESC_COOKIE_MAX \
  161. (RX_DESC_COOKIE_INDEX_MASK | RX_DESC_COOKIE_POOL_ID_MASK)
  162. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  163. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  164. RX_DESC_COOKIE_POOL_ID_SHIFT)
  165. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  166. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  167. RX_DESC_COOKIE_INDEX_SHIFT)
  168. #define dp_rx_add_to_free_desc_list(head, tail, new) \
  169. __dp_rx_add_to_free_desc_list(head, tail, new, __func__)
  170. #define dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  171. num_buffers, desc_list, tail) \
  172. __dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  173. num_buffers, desc_list, tail, __func__)
  174. #ifdef WLAN_SUPPORT_RX_FISA
  175. /**
  176. * dp_rx_set_hdr_pad() - set l3 padding in nbuf cb
  177. * @nbuf: pkt skb pointer
  178. * @l3_padding: l3 padding
  179. *
  180. * Return: None
  181. */
  182. static inline
  183. void dp_rx_set_hdr_pad(qdf_nbuf_t nbuf, uint32_t l3_padding)
  184. {
  185. QDF_NBUF_CB_RX_PACKET_L3_HDR_PAD(nbuf) = l3_padding;
  186. }
  187. #else
  188. static inline
  189. void dp_rx_set_hdr_pad(qdf_nbuf_t nbuf, uint32_t l3_padding)
  190. {
  191. }
  192. #endif
  193. #ifdef DP_RX_SPECIAL_FRAME_NEED
  194. /**
  195. * dp_rx_is_special_frame() - check is RX frame special needed
  196. *
  197. * @nbuf: RX skb pointer
  198. * @frame_mask: the mask for speical frame needed
  199. *
  200. * Check is RX frame wanted matched with mask
  201. *
  202. * Return: true - special frame needed, false - no
  203. */
  204. static inline
  205. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  206. {
  207. if (((frame_mask & FRAME_MASK_IPV4_ARP) &&
  208. qdf_nbuf_is_ipv4_arp_pkt(nbuf)) ||
  209. ((frame_mask & FRAME_MASK_IPV4_DHCP) &&
  210. qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) ||
  211. ((frame_mask & FRAME_MASK_IPV4_EAPOL) &&
  212. qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) ||
  213. ((frame_mask & FRAME_MASK_IPV6_DHCP) &&
  214. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))
  215. return true;
  216. return false;
  217. }
  218. /**
  219. * dp_rx_deliver_special_frame() - Deliver the RX special frame to stack
  220. * if matches mask
  221. *
  222. * @soc: Datapath soc handler
  223. * @peer: pointer to DP peer
  224. * @nbuf: pointer to the skb of RX frame
  225. * @frame_mask: the mask for speical frame needed
  226. * @rx_tlv_hdr: start of rx tlv header
  227. *
  228. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  229. * single nbuf is expected.
  230. *
  231. * return: true - nbuf has been delivered to stack, false - not.
  232. */
  233. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  234. qdf_nbuf_t nbuf, uint32_t frame_mask,
  235. uint8_t *rx_tlv_hdr);
  236. #else
  237. static inline
  238. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  239. {
  240. return false;
  241. }
  242. static inline
  243. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  244. qdf_nbuf_t nbuf, uint32_t frame_mask,
  245. uint8_t *rx_tlv_hdr)
  246. {
  247. return false;
  248. }
  249. #endif
  250. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  251. #ifdef DP_RX_DISABLE_NDI_MDNS_FORWARDING
  252. static inline
  253. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  254. qdf_nbuf_t nbuf)
  255. {
  256. if (ta_txrx_peer->vdev->opmode == wlan_op_mode_ndi &&
  257. qdf_nbuf_is_ipv6_mdns_pkt(nbuf)) {
  258. DP_PEER_PER_PKT_STATS_INC(ta_txrx_peer,
  259. rx.intra_bss.mdns_no_fwd, 1);
  260. return false;
  261. }
  262. return true;
  263. }
  264. #else
  265. static inline
  266. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  267. qdf_nbuf_t nbuf)
  268. {
  269. return true;
  270. }
  271. #endif
  272. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  273. /* DOC: Offset to obtain LLC hdr
  274. *
  275. * In the case of Wifi parse error
  276. * to reach LLC header from beginning
  277. * of VLAN tag we need to skip 8 bytes.
  278. * Vlan_tag(4)+length(2)+length added
  279. * by HW(2) = 8 bytes.
  280. */
  281. #define DP_SKIP_VLAN 8
  282. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  283. /**
  284. * struct dp_rx_cached_buf - rx cached buffer
  285. * @list: linked list node
  286. * @buf: skb buffer
  287. */
  288. struct dp_rx_cached_buf {
  289. qdf_list_node_t node;
  290. qdf_nbuf_t buf;
  291. };
  292. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  293. /*
  294. *dp_rx_xor_block() - xor block of data
  295. *@b: destination data block
  296. *@a: source data block
  297. *@len: length of the data to process
  298. *
  299. *Returns: None
  300. */
  301. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  302. {
  303. qdf_size_t i;
  304. for (i = 0; i < len; i++)
  305. b[i] ^= a[i];
  306. }
  307. /*
  308. *dp_rx_rotl() - rotate the bits left
  309. *@val: unsigned integer input value
  310. *@bits: number of bits
  311. *
  312. *Returns: Integer with left rotated by number of 'bits'
  313. */
  314. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  315. {
  316. return (val << bits) | (val >> (32 - bits));
  317. }
  318. /*
  319. *dp_rx_rotr() - rotate the bits right
  320. *@val: unsigned integer input value
  321. *@bits: number of bits
  322. *
  323. *Returns: Integer with right rotated by number of 'bits'
  324. */
  325. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  326. {
  327. return (val >> bits) | (val << (32 - bits));
  328. }
  329. /*
  330. * dp_set_rx_queue() - set queue_mapping in skb
  331. * @nbuf: skb
  332. * @queue_id: rx queue_id
  333. *
  334. * Return: void
  335. */
  336. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  337. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  338. {
  339. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  340. return;
  341. }
  342. #else
  343. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  344. {
  345. }
  346. #endif
  347. /*
  348. *dp_rx_xswap() - swap the bits left
  349. *@val: unsigned integer input value
  350. *
  351. *Returns: Integer with bits swapped
  352. */
  353. static inline uint32_t dp_rx_xswap(uint32_t val)
  354. {
  355. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  356. }
  357. /*
  358. *dp_rx_get_le32_split() - get little endian 32 bits split
  359. *@b0: byte 0
  360. *@b1: byte 1
  361. *@b2: byte 2
  362. *@b3: byte 3
  363. *
  364. *Returns: Integer with split little endian 32 bits
  365. */
  366. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  367. uint8_t b3)
  368. {
  369. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  370. }
  371. /*
  372. *dp_rx_get_le32() - get little endian 32 bits
  373. *@b0: byte 0
  374. *@b1: byte 1
  375. *@b2: byte 2
  376. *@b3: byte 3
  377. *
  378. *Returns: Integer with little endian 32 bits
  379. */
  380. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  381. {
  382. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  383. }
  384. /*
  385. * dp_rx_put_le32() - put little endian 32 bits
  386. * @p: destination char array
  387. * @v: source 32-bit integer
  388. *
  389. * Returns: None
  390. */
  391. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  392. {
  393. p[0] = (v) & 0xff;
  394. p[1] = (v >> 8) & 0xff;
  395. p[2] = (v >> 16) & 0xff;
  396. p[3] = (v >> 24) & 0xff;
  397. }
  398. /* Extract michal mic block of data */
  399. #define dp_rx_michael_block(l, r) \
  400. do { \
  401. r ^= dp_rx_rotl(l, 17); \
  402. l += r; \
  403. r ^= dp_rx_xswap(l); \
  404. l += r; \
  405. r ^= dp_rx_rotl(l, 3); \
  406. l += r; \
  407. r ^= dp_rx_rotr(l, 2); \
  408. l += r; \
  409. } while (0)
  410. /**
  411. * struct dp_rx_desc_list_elem_t
  412. *
  413. * @next : Next pointer to form free list
  414. * @rx_desc : DP Rx descriptor
  415. */
  416. union dp_rx_desc_list_elem_t {
  417. union dp_rx_desc_list_elem_t *next;
  418. struct dp_rx_desc rx_desc;
  419. };
  420. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  421. /**
  422. * dp_rx_desc_find() - find dp rx descriptor from page ID and offset
  423. * @page_id: Page ID
  424. * @offset: Offset of the descriptor element
  425. *
  426. * Return: RX descriptor element
  427. */
  428. union dp_rx_desc_list_elem_t *dp_rx_desc_find(uint16_t page_id, uint16_t offset,
  429. struct rx_desc_pool *rx_pool);
  430. static inline
  431. struct dp_rx_desc *dp_get_rx_desc_from_cookie(struct dp_soc *soc,
  432. struct rx_desc_pool *pool,
  433. uint32_t cookie)
  434. {
  435. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  436. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  437. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  438. struct rx_desc_pool *rx_desc_pool;
  439. union dp_rx_desc_list_elem_t *rx_desc_elem;
  440. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  441. return NULL;
  442. rx_desc_pool = &pool[pool_id];
  443. rx_desc_elem = (union dp_rx_desc_list_elem_t *)
  444. (rx_desc_pool->desc_pages.cacheable_pages[page_id] +
  445. rx_desc_pool->elem_size * offset);
  446. return &rx_desc_elem->rx_desc;
  447. }
  448. /**
  449. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  450. * the Rx descriptor on Rx DMA source ring buffer
  451. * @soc: core txrx main context
  452. * @cookie: cookie used to lookup virtual address
  453. *
  454. * Return: Pointer to the Rx descriptor
  455. */
  456. static inline
  457. struct dp_rx_desc *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc,
  458. uint32_t cookie)
  459. {
  460. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_buf[0], cookie);
  461. }
  462. /**
  463. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  464. * the Rx descriptor on monitor ring buffer
  465. * @soc: core txrx main context
  466. * @cookie: cookie used to lookup virtual address
  467. *
  468. * Return: Pointer to the Rx descriptor
  469. */
  470. static inline
  471. struct dp_rx_desc *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc,
  472. uint32_t cookie)
  473. {
  474. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_mon[0], cookie);
  475. }
  476. /**
  477. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  478. * the Rx descriptor on monitor status ring buffer
  479. * @soc: core txrx main context
  480. * @cookie: cookie used to lookup virtual address
  481. *
  482. * Return: Pointer to the Rx descriptor
  483. */
  484. static inline
  485. struct dp_rx_desc *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc,
  486. uint32_t cookie)
  487. {
  488. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_status[0], cookie);
  489. }
  490. #else
  491. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  492. uint32_t pool_size,
  493. struct rx_desc_pool *rx_desc_pool);
  494. /**
  495. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  496. * the Rx descriptor on Rx DMA source ring buffer
  497. * @soc: core txrx main context
  498. * @cookie: cookie used to lookup virtual address
  499. *
  500. * Return: void *: Virtual Address of the Rx descriptor
  501. */
  502. static inline
  503. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  504. {
  505. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  506. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  507. struct rx_desc_pool *rx_desc_pool;
  508. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  509. return NULL;
  510. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  511. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  512. return NULL;
  513. return &rx_desc_pool->array[index].rx_desc;
  514. }
  515. /**
  516. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  517. * the Rx descriptor on monitor ring buffer
  518. * @soc: core txrx main context
  519. * @cookie: cookie used to lookup virtual address
  520. *
  521. * Return: void *: Virtual Address of the Rx descriptor
  522. */
  523. static inline
  524. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  525. {
  526. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  527. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  528. /* TODO */
  529. /* Add sanity for pool_id & index */
  530. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  531. }
  532. /**
  533. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  534. * the Rx descriptor on monitor status ring buffer
  535. * @soc: core txrx main context
  536. * @cookie: cookie used to lookup virtual address
  537. *
  538. * Return: void *: Virtual Address of the Rx descriptor
  539. */
  540. static inline
  541. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  542. {
  543. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  544. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  545. /* TODO */
  546. /* Add sanity for pool_id & index */
  547. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  548. }
  549. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  550. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  551. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  552. {
  553. return vdev->ap_bridge_enabled;
  554. }
  555. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  556. static inline QDF_STATUS
  557. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  558. {
  559. if (qdf_unlikely(HAL_RX_REO_BUF_COOKIE_INVALID_GET(ring_desc)))
  560. return QDF_STATUS_E_FAILURE;
  561. HAL_RX_REO_BUF_COOKIE_INVALID_SET(ring_desc);
  562. return QDF_STATUS_SUCCESS;
  563. }
  564. /**
  565. * dp_rx_cookie_reset_invalid_bit() - Reset the invalid bit of the cookie
  566. * field in ring descriptor
  567. * @ring_desc: ring descriptor
  568. *
  569. * Return: None
  570. */
  571. static inline void
  572. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  573. {
  574. HAL_RX_REO_BUF_COOKIE_INVALID_RESET(ring_desc);
  575. }
  576. #else
  577. static inline QDF_STATUS
  578. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  579. {
  580. return QDF_STATUS_SUCCESS;
  581. }
  582. static inline void
  583. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  584. {
  585. }
  586. #endif
  587. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  588. QDF_STATUS dp_rx_desc_pool_is_allocated(struct rx_desc_pool *rx_desc_pool);
  589. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  590. uint32_t pool_size,
  591. struct rx_desc_pool *rx_desc_pool);
  592. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  593. uint32_t pool_size,
  594. struct rx_desc_pool *rx_desc_pool);
  595. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  596. union dp_rx_desc_list_elem_t **local_desc_list,
  597. union dp_rx_desc_list_elem_t **tail,
  598. uint16_t pool_id,
  599. struct rx_desc_pool *rx_desc_pool);
  600. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  601. struct rx_desc_pool *rx_desc_pool,
  602. uint16_t num_descs,
  603. union dp_rx_desc_list_elem_t **desc_list,
  604. union dp_rx_desc_list_elem_t **tail);
  605. QDF_STATUS dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev);
  606. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev);
  607. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev);
  608. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev);
  609. void dp_rx_desc_pool_deinit(struct dp_soc *soc,
  610. struct rx_desc_pool *rx_desc_pool,
  611. uint32_t pool_id);
  612. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  613. QDF_STATUS dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev);
  614. void dp_rx_pdev_buffers_free(struct dp_pdev *pdev);
  615. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  616. void dp_print_napi_stats(struct dp_soc *soc);
  617. /**
  618. * dp_rx_vdev_detach() - detach vdev from dp rx
  619. * @vdev: virtual device instance
  620. *
  621. * Return: QDF_STATUS_SUCCESS: success
  622. * QDF_STATUS_E_RESOURCES: Error return
  623. */
  624. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev);
  625. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  626. uint32_t
  627. dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  628. uint8_t reo_ring_num,
  629. uint32_t quota);
  630. /**
  631. * dp_rx_err_process() - Processes error frames routed to REO error ring
  632. * @int_ctx: pointer to DP interrupt context
  633. * @soc: core txrx main context
  634. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  635. * @quota: No. of units (packets) that can be serviced in one shot.
  636. *
  637. * This function implements error processing and top level demultiplexer
  638. * for all the frames routed to REO error ring.
  639. *
  640. * Return: uint32_t: No. of elements processed
  641. */
  642. uint32_t dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  643. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  644. /**
  645. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  646. * @int_ctx: pointer to DP interrupt context
  647. * @soc: core txrx main context
  648. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  649. * @quota: No. of units (packets) that can be serviced in one shot.
  650. *
  651. * This function implements error processing and top level demultiplexer
  652. * for all the frames routed to WBM2HOST sw release ring.
  653. *
  654. * Return: uint32_t: No. of elements processed
  655. */
  656. uint32_t
  657. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  658. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  659. /**
  660. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  661. * multiple nbufs.
  662. * @soc: core txrx main context
  663. * @nbuf: pointer to the first msdu of an amsdu.
  664. *
  665. * This function implements the creation of RX frag_list for cases
  666. * where an MSDU is spread across multiple nbufs.
  667. *
  668. * Return: returns the head nbuf which contains complete frag_list.
  669. */
  670. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf);
  671. /*
  672. * dp_rx_desc_nbuf_and_pool_free() - free the sw rx desc pool called during
  673. * de-initialization of wifi module.
  674. *
  675. * @soc: core txrx main context
  676. * @pool_id: pool_id which is one of 3 mac_ids
  677. * @rx_desc_pool: rx descriptor pool pointer
  678. *
  679. * Return: None
  680. */
  681. void dp_rx_desc_nbuf_and_pool_free(struct dp_soc *soc, uint32_t pool_id,
  682. struct rx_desc_pool *rx_desc_pool);
  683. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  684. /*
  685. * dp_rx_desc_nbuf_free() - free the sw rx desc nbufs called during
  686. * de-initialization of wifi module.
  687. *
  688. * @soc: core txrx main context
  689. * @pool_id: pool_id which is one of 3 mac_ids
  690. * @rx_desc_pool: rx descriptor pool pointer
  691. *
  692. * Return: None
  693. */
  694. void dp_rx_desc_nbuf_free(struct dp_soc *soc,
  695. struct rx_desc_pool *rx_desc_pool);
  696. #ifdef DP_RX_MON_MEM_FRAG
  697. /*
  698. * dp_rx_desc_frag_free() - free the sw rx desc frag called during
  699. * de-initialization of wifi module.
  700. *
  701. * @soc: core txrx main context
  702. * @rx_desc_pool: rx descriptor pool pointer
  703. *
  704. * Return: None
  705. */
  706. void dp_rx_desc_frag_free(struct dp_soc *soc,
  707. struct rx_desc_pool *rx_desc_pool);
  708. #else
  709. static inline
  710. void dp_rx_desc_frag_free(struct dp_soc *soc,
  711. struct rx_desc_pool *rx_desc_pool)
  712. {
  713. }
  714. #endif
  715. /*
  716. * dp_rx_desc_pool_free() - free the sw rx desc array called during
  717. * de-initialization of wifi module.
  718. *
  719. * @soc: core txrx main context
  720. * @rx_desc_pool: rx descriptor pool pointer
  721. *
  722. * Return: None
  723. */
  724. void dp_rx_desc_pool_free(struct dp_soc *soc,
  725. struct rx_desc_pool *rx_desc_pool);
  726. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  727. struct dp_txrx_peer *peer);
  728. #ifdef RX_DESC_LOGGING
  729. /*
  730. * dp_rx_desc_alloc_dbg_info() - Alloc memory for rx descriptor debug
  731. * structure
  732. * @rx_desc: rx descriptor pointer
  733. *
  734. * Return: None
  735. */
  736. static inline
  737. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  738. {
  739. rx_desc->dbg_info = qdf_mem_malloc(sizeof(struct dp_rx_desc_dbg_info));
  740. }
  741. /*
  742. * dp_rx_desc_free_dbg_info() - Free rx descriptor debug
  743. * structure memory
  744. * @rx_desc: rx descriptor pointer
  745. *
  746. * Return: None
  747. */
  748. static inline
  749. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  750. {
  751. qdf_mem_free(rx_desc->dbg_info);
  752. }
  753. /*
  754. * dp_rx_desc_update_dbg_info() - Update rx descriptor debug info
  755. * structure memory
  756. * @rx_desc: rx descriptor pointer
  757. *
  758. * Return: None
  759. */
  760. static
  761. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  762. const char *func_name, uint8_t flag)
  763. {
  764. struct dp_rx_desc_dbg_info *info = rx_desc->dbg_info;
  765. if (!info)
  766. return;
  767. if (flag == RX_DESC_REPLENISHED) {
  768. qdf_str_lcopy(info->replenish_caller, func_name,
  769. QDF_MEM_FUNC_NAME_SIZE);
  770. info->replenish_ts = qdf_get_log_timestamp();
  771. } else {
  772. qdf_str_lcopy(info->freelist_caller, func_name,
  773. QDF_MEM_FUNC_NAME_SIZE);
  774. info->freelist_ts = qdf_get_log_timestamp();
  775. info->prev_nbuf = rx_desc->nbuf;
  776. info->prev_nbuf_data_addr = rx_desc->nbuf_data_addr;
  777. rx_desc->nbuf_data_addr = NULL;
  778. }
  779. }
  780. #else
  781. static inline
  782. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  783. {
  784. }
  785. static inline
  786. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  787. {
  788. }
  789. static inline
  790. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  791. const char *func_name, uint8_t flag)
  792. {
  793. }
  794. #endif /* RX_DESC_LOGGING */
  795. /**
  796. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  797. *
  798. * @head: pointer to the head of local free list
  799. * @tail: pointer to the tail of local free list
  800. * @new: new descriptor that is added to the free list
  801. * @func_name: caller func name
  802. *
  803. * Return: void:
  804. */
  805. static inline
  806. void __dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  807. union dp_rx_desc_list_elem_t **tail,
  808. struct dp_rx_desc *new, const char *func_name)
  809. {
  810. qdf_assert(head && new);
  811. dp_rx_desc_update_dbg_info(new, func_name, RX_DESC_IN_FREELIST);
  812. new->nbuf = NULL;
  813. new->in_use = 0;
  814. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  815. *head = (union dp_rx_desc_list_elem_t *)new;
  816. /* reset tail if head->next is NULL */
  817. if (!*tail || !(*head)->next)
  818. *tail = *head;
  819. }
  820. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  821. uint8_t mac_id);
  822. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  823. qdf_nbuf_t mpdu, bool mpdu_done, uint8_t mac_id);
  824. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  825. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer);
  826. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  827. uint16_t peer_id, uint8_t tid);
  828. #define DP_RX_HEAD_APPEND(head, elem) \
  829. do { \
  830. qdf_nbuf_set_next((elem), (head)); \
  831. (head) = (elem); \
  832. } while (0)
  833. #define DP_RX_LIST_APPEND(head, tail, elem) \
  834. do { \
  835. if (!(head)) { \
  836. (head) = (elem); \
  837. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head) = 1;\
  838. } else { \
  839. qdf_nbuf_set_next((tail), (elem)); \
  840. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head)++; \
  841. } \
  842. (tail) = (elem); \
  843. qdf_nbuf_set_next((tail), NULL); \
  844. } while (0)
  845. #define DP_RX_MERGE_TWO_LIST(phead, ptail, chead, ctail) \
  846. do { \
  847. if (!(phead)) { \
  848. (phead) = (chead); \
  849. } else { \
  850. qdf_nbuf_set_next((ptail), (chead)); \
  851. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(phead) += \
  852. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(chead); \
  853. } \
  854. (ptail) = (ctail); \
  855. qdf_nbuf_set_next((ptail), NULL); \
  856. } while (0)
  857. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM)
  858. /*
  859. * on some third-party platform, the memory below 0x2000
  860. * is reserved for target use, so any memory allocated in this
  861. * region should not be used by host
  862. */
  863. #define MAX_RETRY 50
  864. #define DP_PHY_ADDR_RESERVED 0x2000
  865. #elif defined(BUILD_X86)
  866. /*
  867. * in M2M emulation platforms (x86) the memory below 0x50000000
  868. * is reserved for target use, so any memory allocated in this
  869. * region should not be used by host
  870. */
  871. #define MAX_RETRY 100
  872. #define DP_PHY_ADDR_RESERVED 0x50000000
  873. #endif
  874. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM) || defined(BUILD_X86)
  875. /**
  876. * dp_check_paddr() - check if current phy address is valid or not
  877. * @dp_soc: core txrx main context
  878. * @rx_netbuf: skb buffer
  879. * @paddr: physical address
  880. * @rx_desc_pool: struct of rx descriptor pool
  881. * check if the physical address of the nbuf->data is less
  882. * than DP_PHY_ADDR_RESERVED then free the nbuf and try
  883. * allocating new nbuf. We can try for 100 times.
  884. *
  885. * This is a temp WAR till we fix it properly.
  886. *
  887. * Return: success or failure.
  888. */
  889. static inline
  890. int dp_check_paddr(struct dp_soc *dp_soc,
  891. qdf_nbuf_t *rx_netbuf,
  892. qdf_dma_addr_t *paddr,
  893. struct rx_desc_pool *rx_desc_pool)
  894. {
  895. uint32_t nbuf_retry = 0;
  896. int32_t ret;
  897. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  898. return QDF_STATUS_SUCCESS;
  899. do {
  900. dp_debug("invalid phy addr 0x%llx, trying again",
  901. (uint64_t)(*paddr));
  902. nbuf_retry++;
  903. if ((*rx_netbuf)) {
  904. /* Not freeing buffer intentionally.
  905. * Observed that same buffer is getting
  906. * re-allocated resulting in longer load time
  907. * WMI init timeout.
  908. * This buffer is anyway not useful so skip it.
  909. *.Add such buffer to invalid list and free
  910. *.them when driver unload.
  911. **/
  912. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  913. *rx_netbuf,
  914. QDF_DMA_FROM_DEVICE,
  915. rx_desc_pool->buf_size);
  916. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  917. *rx_netbuf);
  918. }
  919. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  920. rx_desc_pool->buf_size,
  921. RX_BUFFER_RESERVATION,
  922. rx_desc_pool->buf_alignment,
  923. FALSE);
  924. if (qdf_unlikely(!(*rx_netbuf)))
  925. return QDF_STATUS_E_FAILURE;
  926. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  927. *rx_netbuf,
  928. QDF_DMA_FROM_DEVICE,
  929. rx_desc_pool->buf_size);
  930. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  931. qdf_nbuf_free(*rx_netbuf);
  932. *rx_netbuf = NULL;
  933. continue;
  934. }
  935. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  936. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  937. return QDF_STATUS_SUCCESS;
  938. } while (nbuf_retry < MAX_RETRY);
  939. if ((*rx_netbuf)) {
  940. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  941. *rx_netbuf,
  942. QDF_DMA_FROM_DEVICE,
  943. rx_desc_pool->buf_size);
  944. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  945. *rx_netbuf);
  946. }
  947. return QDF_STATUS_E_FAILURE;
  948. }
  949. #else
  950. static inline
  951. int dp_check_paddr(struct dp_soc *dp_soc,
  952. qdf_nbuf_t *rx_netbuf,
  953. qdf_dma_addr_t *paddr,
  954. struct rx_desc_pool *rx_desc_pool)
  955. {
  956. return QDF_STATUS_SUCCESS;
  957. }
  958. #endif
  959. /**
  960. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  961. * the MSDU Link Descriptor
  962. * @soc: core txrx main context
  963. * @buf_info: buf_info includes cookie that is used to lookup
  964. * virtual address of link descriptor after deriving the page id
  965. * and the offset or index of the desc on the associatde page.
  966. *
  967. * This is the VA of the link descriptor, that HAL layer later uses to
  968. * retrieve the list of MSDU's for a given MPDU.
  969. *
  970. * Return: void *: Virtual Address of the Rx descriptor
  971. */
  972. static inline
  973. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  974. struct hal_buf_info *buf_info)
  975. {
  976. void *link_desc_va;
  977. struct qdf_mem_multi_page_t *pages;
  978. uint16_t page_id = LINK_DESC_COOKIE_PAGE_ID(buf_info->sw_cookie);
  979. pages = &soc->link_desc_pages;
  980. if (!pages)
  981. return NULL;
  982. if (qdf_unlikely(page_id >= pages->num_pages))
  983. return NULL;
  984. link_desc_va = pages->dma_pages[page_id].page_v_addr_start +
  985. (buf_info->paddr - pages->dma_pages[page_id].page_p_addr);
  986. return link_desc_va;
  987. }
  988. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  989. #ifdef DISABLE_EAPOL_INTRABSS_FWD
  990. #ifdef WLAN_FEATURE_11BE_MLO
  991. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  992. qdf_nbuf_t nbuf)
  993. {
  994. struct qdf_mac_addr *self_mld_mac_addr =
  995. (struct qdf_mac_addr *)vdev->mld_mac_addr.raw;
  996. return qdf_is_macaddr_equal(self_mld_mac_addr,
  997. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  998. QDF_NBUF_DEST_MAC_OFFSET);
  999. }
  1000. #else
  1001. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  1002. qdf_nbuf_t nbuf)
  1003. {
  1004. return false;
  1005. }
  1006. #endif
  1007. static inline bool dp_nbuf_dst_addr_is_self_addr(struct dp_vdev *vdev,
  1008. qdf_nbuf_t nbuf)
  1009. {
  1010. return qdf_is_macaddr_equal((struct qdf_mac_addr *)vdev->mac_addr.raw,
  1011. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  1012. QDF_NBUF_DEST_MAC_OFFSET);
  1013. }
  1014. /*
  1015. * dp_rx_intrabss_eapol_drop_check() - API For EAPOL
  1016. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  1017. * @soc: core txrx main context
  1018. * @ta_txrx_peer: source peer entry
  1019. * @rx_tlv_hdr: start address of rx tlvs
  1020. * @nbuf: nbuf that has to be intrabss forwarded
  1021. *
  1022. * Return: true if it is forwarded else false
  1023. */
  1024. static inline
  1025. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1026. struct dp_txrx_peer *ta_txrx_peer,
  1027. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1028. {
  1029. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf) &&
  1030. !(dp_nbuf_dst_addr_is_self_addr(ta_txrx_peer->vdev,
  1031. nbuf) ||
  1032. dp_nbuf_dst_addr_is_mld_addr(ta_txrx_peer->vdev,
  1033. nbuf)))) {
  1034. qdf_nbuf_free(nbuf);
  1035. DP_STATS_INC(soc, rx.err.intrabss_eapol_drop, 1);
  1036. return true;
  1037. }
  1038. return false;
  1039. }
  1040. #else /* DISABLE_EAPOL_INTRABSS_FWD */
  1041. static inline
  1042. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1043. struct dp_txrx_peer *ta_txrx_peer,
  1044. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1045. {
  1046. return false;
  1047. }
  1048. #endif /* DISABLE_EAPOL_INTRABSS_FWD */
  1049. bool dp_rx_intrabss_mcbc_fwd(struct dp_soc *soc,
  1050. struct dp_txrx_peer *ta_txrx_peer,
  1051. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1052. struct cdp_tid_rx_stats *tid_stats);
  1053. bool dp_rx_intrabss_ucast_fwd(struct dp_soc *soc,
  1054. struct dp_txrx_peer *ta_txrx_peer,
  1055. uint8_t tx_vdev_id,
  1056. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1057. struct cdp_tid_rx_stats *tid_stats);
  1058. /**
  1059. * dp_rx_defrag_concat() - Concatenate the fragments
  1060. *
  1061. * @dst: destination pointer to the buffer
  1062. * @src: source pointer from where the fragment payload is to be copied
  1063. *
  1064. * Return: QDF_STATUS
  1065. */
  1066. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  1067. {
  1068. /*
  1069. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  1070. * to provide space for src, the headroom portion is copied from
  1071. * the original dst buffer to the larger new dst buffer.
  1072. * (This is needed, because the headroom of the dst buffer
  1073. * contains the rx desc.)
  1074. */
  1075. if (!qdf_nbuf_cat(dst, src)) {
  1076. /*
  1077. * qdf_nbuf_cat does not free the src memory.
  1078. * Free src nbuf before returning
  1079. * For failure case the caller takes of freeing the nbuf
  1080. */
  1081. qdf_nbuf_free(src);
  1082. return QDF_STATUS_SUCCESS;
  1083. }
  1084. return QDF_STATUS_E_DEFRAG_ERROR;
  1085. }
  1086. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1087. #ifndef FEATURE_WDS
  1088. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  1089. struct dp_txrx_peer *ta_txrx_peer, qdf_nbuf_t nbuf);
  1090. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  1091. {
  1092. return QDF_STATUS_SUCCESS;
  1093. }
  1094. static inline void
  1095. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  1096. uint8_t *rx_tlv_hdr,
  1097. struct dp_txrx_peer *txrx_peer,
  1098. qdf_nbuf_t nbuf,
  1099. struct hal_rx_msdu_metadata msdu_metadata)
  1100. {
  1101. }
  1102. #endif
  1103. /*
  1104. * dp_rx_desc_dump() - dump the sw rx descriptor
  1105. *
  1106. * @rx_desc: sw rx descriptor
  1107. */
  1108. static inline void dp_rx_desc_dump(struct dp_rx_desc *rx_desc)
  1109. {
  1110. dp_info("rx_desc->nbuf: %pK, rx_desc->cookie: %d, rx_desc->pool_id: %d, rx_desc->in_use: %d, rx_desc->unmapped: %d",
  1111. rx_desc->nbuf, rx_desc->cookie, rx_desc->pool_id,
  1112. rx_desc->in_use, rx_desc->unmapped);
  1113. }
  1114. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1115. /*
  1116. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  1117. * In qwrap mode, packets originated from
  1118. * any vdev should not loopback and
  1119. * should be dropped.
  1120. * @vdev: vdev on which rx packet is received
  1121. * @nbuf: rx pkt
  1122. *
  1123. */
  1124. #if ATH_SUPPORT_WRAP
  1125. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1126. qdf_nbuf_t nbuf)
  1127. {
  1128. struct dp_vdev *psta_vdev;
  1129. struct dp_pdev *pdev = vdev->pdev;
  1130. uint8_t *data = qdf_nbuf_data(nbuf);
  1131. if (qdf_unlikely(vdev->proxysta_vdev)) {
  1132. /* In qwrap isolation mode, allow loopback packets as all
  1133. * packets go to RootAP and Loopback on the mpsta.
  1134. */
  1135. if (vdev->isolation_vdev)
  1136. return false;
  1137. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  1138. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  1139. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  1140. &data[QDF_MAC_ADDR_SIZE],
  1141. QDF_MAC_ADDR_SIZE))) {
  1142. /* Drop packet if source address is equal to
  1143. * any of the vdev addresses.
  1144. */
  1145. return true;
  1146. }
  1147. }
  1148. }
  1149. return false;
  1150. }
  1151. #else
  1152. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1153. qdf_nbuf_t nbuf)
  1154. {
  1155. return false;
  1156. }
  1157. #endif
  1158. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1159. #if defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) ||\
  1160. defined(WLAN_SUPPORT_RX_TAG_STATISTICS) ||\
  1161. defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1162. #include "dp_rx_tag.h"
  1163. #endif
  1164. #if !defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) &&\
  1165. !defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1166. /**
  1167. * dp_rx_update_protocol_tag() - Reads CCE metadata from the RX MSDU end TLV
  1168. * and set the corresponding tag in QDF packet
  1169. * @soc: core txrx main context
  1170. * @vdev: vdev on which the packet is received
  1171. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1172. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1173. * @ring_index: REO ring number, not used for error & monitor ring
  1174. * @is_reo_exception: flag to indicate if rx from REO ring or exception ring
  1175. * @is_update_stats: flag to indicate whether to update stats or not
  1176. * Return: void
  1177. */
  1178. static inline void
  1179. dp_rx_update_protocol_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1180. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  1181. uint16_t ring_index,
  1182. bool is_reo_exception, bool is_update_stats)
  1183. {
  1184. }
  1185. #endif
  1186. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1187. /**
  1188. * dp_rx_err_cce_drop() - Reads CCE metadata from the RX MSDU end TLV
  1189. * and returns whether cce metadata matches
  1190. * @soc: core txrx main context
  1191. * @vdev: vdev on which the packet is received
  1192. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1193. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1194. * Return: bool
  1195. */
  1196. static inline bool
  1197. dp_rx_err_cce_drop(struct dp_soc *soc, struct dp_vdev *vdev,
  1198. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  1199. {
  1200. return false;
  1201. }
  1202. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  1203. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  1204. /**
  1205. * dp_rx_update_flow_tag() - Reads FSE metadata from the RX MSDU end TLV
  1206. * and set the corresponding tag in QDF packet
  1207. * @soc: core txrx main context
  1208. * @vdev: vdev on which the packet is received
  1209. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1210. * @rx_tlv_hdr: base address where the RX TLVs starts
  1211. * @is_update_stats: flag to indicate whether to update stats or not
  1212. *
  1213. * Return: void
  1214. */
  1215. static inline void
  1216. dp_rx_update_flow_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1217. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr, bool update_stats)
  1218. {
  1219. }
  1220. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  1221. /*
  1222. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  1223. * called during dp rx initialization
  1224. * and at the end of dp_rx_process.
  1225. *
  1226. * @soc: core txrx main context
  1227. * @mac_id: mac_id which is one of 3 mac_ids
  1228. * @dp_rxdma_srng: dp rxdma circular ring
  1229. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1230. * @num_req_buffers: number of buffer to be replenished
  1231. * @desc_list: list of descs if called from dp_rx_process
  1232. * or NULL during dp rx initialization or out of buffer
  1233. * interrupt.
  1234. * @tail: tail of descs list
  1235. * @func_name: name of the caller function
  1236. * Return: return success or failure
  1237. */
  1238. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1239. struct dp_srng *dp_rxdma_srng,
  1240. struct rx_desc_pool *rx_desc_pool,
  1241. uint32_t num_req_buffers,
  1242. union dp_rx_desc_list_elem_t **desc_list,
  1243. union dp_rx_desc_list_elem_t **tail,
  1244. const char *func_name);
  1245. /*
  1246. * __dp_rx_buffers_no_map_replenish() - replenish rxdma ring with rx nbufs
  1247. * use direct APIs to get invalidate
  1248. * and get the physical address of the
  1249. * nbuf instead of map api,called during
  1250. * dp rx initialization and at the end
  1251. * of dp_rx_process.
  1252. *
  1253. * @soc: core txrx main context
  1254. * @mac_id: mac_id which is one of 3 mac_ids
  1255. * @dp_rxdma_srng: dp rxdma circular ring
  1256. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1257. * @num_req_buffers: number of buffer to be replenished
  1258. * @desc_list: list of descs if called from dp_rx_process
  1259. * or NULL during dp rx initialization or out of buffer
  1260. * interrupt.
  1261. * @tail: tail of descs list
  1262. * Return: return success or failure
  1263. */
  1264. QDF_STATUS
  1265. __dp_rx_buffers_no_map_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1266. struct dp_srng *dp_rxdma_srng,
  1267. struct rx_desc_pool *rx_desc_pool,
  1268. uint32_t num_req_buffers,
  1269. union dp_rx_desc_list_elem_t **desc_list,
  1270. union dp_rx_desc_list_elem_t **tail);
  1271. /*
  1272. * __dp_rx_buffers_no_map__lt_replenish() - replenish rxdma ring with rx nbufs
  1273. * use direct APIs to get invalidate
  1274. * and get the physical address of the
  1275. * nbuf instead of map api,called when
  1276. * low threshold interrupt is triggered
  1277. *
  1278. * @soc: core txrx main context
  1279. * @mac_id: mac_id which is one of 3 mac_ids
  1280. * @dp_rxdma_srng: dp rxdma circular ring
  1281. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1282. * Return: return success or failure
  1283. */
  1284. QDF_STATUS
  1285. __dp_rx_buffers_no_map_lt_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1286. struct dp_srng *dp_rxdma_srng,
  1287. struct rx_desc_pool *rx_desc_pool);
  1288. /*
  1289. * __dp_pdev_rx_buffers_no_map_attach() - replenish rxdma ring with rx nbufs
  1290. * use direct APIs to get invalidate
  1291. * and get the physical address of the
  1292. * nbuf instead of map api,called during
  1293. * dp rx initialization.
  1294. *
  1295. * @soc: core txrx main context
  1296. * @mac_id: mac_id which is one of 3 mac_ids
  1297. * @dp_rxdma_srng: dp rxdma circular ring
  1298. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1299. * @num_req_buffers: number of buffer to be replenished
  1300. * Return: return success or failure
  1301. */
  1302. QDF_STATUS __dp_pdev_rx_buffers_no_map_attach(struct dp_soc *dp_soc,
  1303. uint32_t mac_id,
  1304. struct dp_srng *dp_rxdma_srng,
  1305. struct rx_desc_pool *rx_desc_pool,
  1306. uint32_t num_req_buffers);
  1307. /*
  1308. * dp_pdev_rx_buffers_attach() - replenish rxdma ring with rx nbufs
  1309. * called during dp rx initialization
  1310. *
  1311. * @soc: core txrx main context
  1312. * @mac_id: mac_id which is one of 3 mac_ids
  1313. * @dp_rxdma_srng: dp rxdma circular ring
  1314. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1315. * @num_req_buffers: number of buffer to be replenished
  1316. *
  1317. * Return: return success or failure
  1318. */
  1319. QDF_STATUS
  1320. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  1321. struct dp_srng *dp_rxdma_srng,
  1322. struct rx_desc_pool *rx_desc_pool,
  1323. uint32_t num_req_buffers);
  1324. /**
  1325. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  1326. * (WBM), following error handling
  1327. *
  1328. * @soc: core DP main context
  1329. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  1330. * @buf_addr_info: void pointer to the buffer_addr_info
  1331. * @bm_action: put to idle_list or release to msdu_list
  1332. *
  1333. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1334. */
  1335. QDF_STATUS
  1336. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  1337. uint8_t bm_action);
  1338. /**
  1339. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  1340. * (WBM) by address
  1341. *
  1342. * @soc: core DP main context
  1343. * @link_desc_addr: link descriptor addr
  1344. *
  1345. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1346. */
  1347. QDF_STATUS
  1348. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  1349. hal_buff_addrinfo_t link_desc_addr,
  1350. uint8_t bm_action);
  1351. /**
  1352. * dp_rxdma_err_process() - RxDMA error processing functionality
  1353. * @soc: core txrx main contex
  1354. * @mac_id: mac id which is one of 3 mac_ids
  1355. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1356. * @quota: No. of units (packets) that can be serviced in one shot.
  1357. *
  1358. * Return: num of buffers processed
  1359. */
  1360. uint32_t
  1361. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1362. uint32_t mac_id, uint32_t quota);
  1363. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1364. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer);
  1365. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1366. uint8_t *rx_tlv_hdr);
  1367. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  1368. struct dp_txrx_peer *peer);
  1369. /*
  1370. * dp_rx_dump_info_and_assert() - dump RX Ring info and Rx Desc info
  1371. *
  1372. * @soc: core txrx main context
  1373. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1374. * @ring_desc: opaque pointer to the RX ring descriptor
  1375. * @rx_desc: host rx descriptor
  1376. *
  1377. * Return: void
  1378. */
  1379. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  1380. hal_ring_handle_t hal_ring_hdl,
  1381. hal_ring_desc_t ring_desc,
  1382. struct dp_rx_desc *rx_desc);
  1383. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  1384. #ifdef QCA_PEER_EXT_STATS
  1385. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1386. qdf_nbuf_t nbuf);
  1387. #endif /* QCA_PEER_EXT_STATS */
  1388. #ifdef RX_DESC_DEBUG_CHECK
  1389. /**
  1390. * dp_rx_desc_check_magic() - check the magic value in dp_rx_desc
  1391. * @rx_desc: rx descriptor pointer
  1392. *
  1393. * Return: true, if magic is correct, else false.
  1394. */
  1395. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1396. {
  1397. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC))
  1398. return false;
  1399. rx_desc->magic = 0;
  1400. return true;
  1401. }
  1402. /**
  1403. * dp_rx_desc_prep() - prepare rx desc
  1404. * @rx_desc: rx descriptor pointer to be prepared
  1405. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1406. *
  1407. * Note: assumption is that we are associating a nbuf which is mapped
  1408. *
  1409. * Return: none
  1410. */
  1411. static inline
  1412. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1413. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1414. {
  1415. rx_desc->magic = DP_RX_DESC_MAGIC;
  1416. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1417. rx_desc->unmapped = 0;
  1418. rx_desc->nbuf_data_addr = (uint8_t *)qdf_nbuf_data(rx_desc->nbuf);
  1419. }
  1420. /**
  1421. * dp_rx_desc_frag_prep() - prepare rx desc
  1422. * @rx_desc: rx descriptor pointer to be prepared
  1423. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1424. *
  1425. * Note: assumption is that we frag address is mapped
  1426. *
  1427. * Return: none
  1428. */
  1429. #ifdef DP_RX_MON_MEM_FRAG
  1430. static inline
  1431. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1432. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1433. {
  1434. rx_desc->magic = DP_RX_DESC_MAGIC;
  1435. rx_desc->rx_buf_start =
  1436. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1437. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1438. rx_desc->unmapped = 0;
  1439. }
  1440. #else
  1441. static inline
  1442. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1443. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1444. {
  1445. }
  1446. #endif /* DP_RX_MON_MEM_FRAG */
  1447. /**
  1448. * dp_rx_desc_paddr_sanity_check() - paddr sanity for ring desc vs rx_desc
  1449. * @rx_desc: rx descriptor
  1450. * @ring_paddr: paddr obatined from the ring
  1451. *
  1452. * Returns: QDF_STATUS
  1453. */
  1454. static inline
  1455. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1456. uint64_t ring_paddr)
  1457. {
  1458. return (ring_paddr == qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1459. }
  1460. #else
  1461. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1462. {
  1463. return true;
  1464. }
  1465. static inline
  1466. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1467. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1468. {
  1469. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1470. rx_desc->unmapped = 0;
  1471. }
  1472. #ifdef DP_RX_MON_MEM_FRAG
  1473. static inline
  1474. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1475. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1476. {
  1477. rx_desc->rx_buf_start =
  1478. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1479. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1480. rx_desc->unmapped = 0;
  1481. }
  1482. #else
  1483. static inline
  1484. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1485. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1486. {
  1487. }
  1488. #endif /* DP_RX_MON_MEM_FRAG */
  1489. static inline
  1490. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1491. uint64_t ring_paddr)
  1492. {
  1493. return true;
  1494. }
  1495. #endif /* RX_DESC_DEBUG_CHECK */
  1496. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  1497. bool is_mon_dest_desc);
  1498. void dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1499. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer,
  1500. uint8_t err_code, uint8_t mac_id);
  1501. #ifndef QCA_MULTIPASS_SUPPORT
  1502. static inline
  1503. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1504. uint8_t tid)
  1505. {
  1506. return false;
  1507. }
  1508. #else
  1509. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1510. uint8_t tid);
  1511. #endif
  1512. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1513. #ifndef WLAN_RX_PKT_CAPTURE_ENH
  1514. static inline
  1515. QDF_STATUS dp_peer_set_rx_capture_enabled(struct dp_pdev *pdev,
  1516. struct dp_peer *peer_handle,
  1517. bool value, uint8_t *mac_addr)
  1518. {
  1519. return QDF_STATUS_SUCCESS;
  1520. }
  1521. #endif
  1522. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1523. /**
  1524. * dp_rx_deliver_to_stack() - deliver pkts to network stack
  1525. * Caller to hold peer refcount and check for valid peer
  1526. * @soc: soc
  1527. * @vdev: vdev
  1528. * @txrx_peer: txrx peer
  1529. * @nbuf_head: skb list head
  1530. * @nbuf_tail: skb list tail
  1531. *
  1532. * Return: QDF_STATUS
  1533. */
  1534. QDF_STATUS dp_rx_deliver_to_stack(struct dp_soc *soc,
  1535. struct dp_vdev *vdev,
  1536. struct dp_txrx_peer *peer,
  1537. qdf_nbuf_t nbuf_head,
  1538. qdf_nbuf_t nbuf_tail);
  1539. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1540. /**
  1541. * dp_rx_eapol_deliver_to_stack() - deliver pkts to network stack
  1542. * caller to hold peer refcount and check for valid peer
  1543. * @soc: soc
  1544. * @vdev: vdev
  1545. * @peer: peer
  1546. * @nbuf_head: skb list head
  1547. * @nbuf_tail: skb list tail
  1548. *
  1549. * return: QDF_STATUS
  1550. */
  1551. QDF_STATUS dp_rx_eapol_deliver_to_stack(struct dp_soc *soc,
  1552. struct dp_vdev *vdev,
  1553. struct dp_txrx_peer *peer,
  1554. qdf_nbuf_t nbuf_head,
  1555. qdf_nbuf_t nbuf_tail);
  1556. #endif
  1557. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1558. #ifdef QCA_OL_RX_LOCK_LESS_ACCESS
  1559. /*
  1560. * dp_rx_ring_access_start()- Wrapper function to log access start of a hal ring
  1561. * @int_ctx: pointer to DP interrupt context
  1562. * @dp_soc - DP soc structure pointer
  1563. * @hal_ring_hdl - HAL ring handle
  1564. *
  1565. * Return: 0 on success; error on failure
  1566. */
  1567. static inline int
  1568. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1569. hal_ring_handle_t hal_ring_hdl)
  1570. {
  1571. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  1572. }
  1573. /*
  1574. * dp_rx_ring_access_end()- Wrapper function to log access end of a hal ring
  1575. * @int_ctx: pointer to DP interrupt context
  1576. * @dp_soc - DP soc structure pointer
  1577. * @hal_ring_hdl - HAL ring handle
  1578. *
  1579. * Return - None
  1580. */
  1581. static inline void
  1582. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1583. hal_ring_handle_t hal_ring_hdl)
  1584. {
  1585. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  1586. }
  1587. #else
  1588. static inline int
  1589. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1590. hal_ring_handle_t hal_ring_hdl)
  1591. {
  1592. return dp_srng_access_start(int_ctx, soc, hal_ring_hdl);
  1593. }
  1594. static inline void
  1595. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1596. hal_ring_handle_t hal_ring_hdl)
  1597. {
  1598. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1599. }
  1600. #endif
  1601. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1602. /*
  1603. * dp_rx_wbm_sg_list_reset() - Initialize sg list
  1604. *
  1605. * This api should be called at soc init and afterevery sg processing.
  1606. *@soc: DP SOC handle
  1607. */
  1608. static inline void dp_rx_wbm_sg_list_reset(struct dp_soc *soc)
  1609. {
  1610. if (soc) {
  1611. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = false;
  1612. soc->wbm_sg_param.wbm_sg_nbuf_head = NULL;
  1613. soc->wbm_sg_param.wbm_sg_nbuf_tail = NULL;
  1614. soc->wbm_sg_param.wbm_sg_desc_msdu_len = 0;
  1615. }
  1616. }
  1617. /*
  1618. * dp_rx_wbm_sg_list_deinit() - De-initialize sg list
  1619. *
  1620. * This api should be called in down path, to avoid any leak.
  1621. *@soc: DP SOC handle
  1622. */
  1623. static inline void dp_rx_wbm_sg_list_deinit(struct dp_soc *soc)
  1624. {
  1625. if (soc) {
  1626. if (soc->wbm_sg_param.wbm_sg_nbuf_head)
  1627. qdf_nbuf_list_free(soc->wbm_sg_param.wbm_sg_nbuf_head);
  1628. dp_rx_wbm_sg_list_reset(soc);
  1629. }
  1630. }
  1631. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1632. #ifdef WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL
  1633. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1634. do { \
  1635. if (!soc->rx_buff_pool[rx_desc->pool_id].is_initialized) { \
  1636. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf); \
  1637. break; \
  1638. } \
  1639. DP_RX_LIST_APPEND(ebuf_head, ebuf_tail, rx_desc->nbuf); \
  1640. if (!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)) { \
  1641. if (!dp_rx_buffer_pool_refill(soc, ebuf_head, \
  1642. rx_desc->pool_id)) \
  1643. DP_RX_MERGE_TWO_LIST(head, tail, \
  1644. ebuf_head, ebuf_tail);\
  1645. ebuf_head = NULL; \
  1646. ebuf_tail = NULL; \
  1647. } \
  1648. } while (0)
  1649. #else
  1650. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1651. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf)
  1652. #endif /* WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL */
  1653. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1654. /*
  1655. * dp_rx_link_desc_refill_duplicate_check() - check if link desc duplicate
  1656. to refill
  1657. * @soc: DP SOC handle
  1658. * @buf_info: the last link desc buf info
  1659. * @ring_buf_info: current buf address pointor including link desc
  1660. *
  1661. * return: none.
  1662. */
  1663. void dp_rx_link_desc_refill_duplicate_check(
  1664. struct dp_soc *soc,
  1665. struct hal_buf_info *buf_info,
  1666. hal_buff_addrinfo_t ring_buf_info);
  1667. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  1668. /**
  1669. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  1670. * @soc : dp_soc handle
  1671. * @pdev: dp_pdev handle
  1672. * @peer_id: peer_id of the peer for which completion came
  1673. * @ppdu_id: ppdu_id
  1674. * @netbuf: Buffer pointer
  1675. *
  1676. * This function is used to deliver rx packet to packet capture
  1677. */
  1678. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1679. uint16_t peer_id, uint32_t is_offload,
  1680. qdf_nbuf_t netbuf);
  1681. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1682. uint32_t is_offload);
  1683. #else
  1684. static inline void
  1685. dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1686. uint16_t peer_id, uint32_t is_offload,
  1687. qdf_nbuf_t netbuf)
  1688. {
  1689. }
  1690. static inline void
  1691. dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1692. uint32_t is_offload)
  1693. {
  1694. }
  1695. #endif
  1696. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1697. #ifdef FEATURE_MEC
  1698. /**
  1699. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  1700. * back on same vap or a different vap.
  1701. * @soc: core DP main context
  1702. * @peer: dp peer handler
  1703. * @rx_tlv_hdr: start of the rx TLV header
  1704. * @nbuf: pkt buffer
  1705. *
  1706. * Return: bool (true if it is a looped back pkt else false)
  1707. *
  1708. */
  1709. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1710. struct dp_txrx_peer *peer,
  1711. uint8_t *rx_tlv_hdr,
  1712. qdf_nbuf_t nbuf);
  1713. #else
  1714. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1715. struct dp_txrx_peer *peer,
  1716. uint8_t *rx_tlv_hdr,
  1717. qdf_nbuf_t nbuf)
  1718. {
  1719. return false;
  1720. }
  1721. #endif /* FEATURE_MEC */
  1722. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1723. #ifdef RECEIVE_OFFLOAD
  1724. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1725. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt);
  1726. #else
  1727. static inline
  1728. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1729. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1730. {
  1731. }
  1732. #endif
  1733. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1734. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer,
  1735. uint8_t ring_id,
  1736. struct cdp_tid_rx_stats *tid_stats);
  1737. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1738. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1739. hal_ring_handle_t hal_ring_hdl,
  1740. uint32_t num_entries,
  1741. bool *near_full);
  1742. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1743. void dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1744. hal_ring_desc_t ring_desc);
  1745. #else
  1746. static inline void
  1747. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1748. hal_ring_desc_t ring_desc)
  1749. {
  1750. }
  1751. #endif
  1752. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1753. #ifdef RX_DESC_SANITY_WAR
  1754. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1755. hal_ring_handle_t hal_ring_hdl,
  1756. hal_ring_desc_t ring_desc,
  1757. struct dp_rx_desc *rx_desc);
  1758. #else
  1759. static inline
  1760. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1761. hal_ring_handle_t hal_ring_hdl,
  1762. hal_ring_desc_t ring_desc,
  1763. struct dp_rx_desc *rx_desc)
  1764. {
  1765. return QDF_STATUS_SUCCESS;
  1766. }
  1767. #endif
  1768. #ifdef DP_RX_DROP_RAW_FRM
  1769. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf);
  1770. #else
  1771. static inline
  1772. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1773. {
  1774. return false;
  1775. }
  1776. #endif
  1777. #ifdef RX_DESC_DEBUG_CHECK
  1778. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1779. hal_ring_desc_t ring_desc,
  1780. struct dp_rx_desc *rx_desc);
  1781. #else
  1782. static inline
  1783. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1784. hal_ring_desc_t ring_desc,
  1785. struct dp_rx_desc *rx_desc)
  1786. {
  1787. return QDF_STATUS_SUCCESS;
  1788. }
  1789. #endif
  1790. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1791. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1792. #else
  1793. static inline
  1794. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1795. {
  1796. }
  1797. #endif
  1798. /**
  1799. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1800. * @nbuf: pointer to the first msdu of an amsdu.
  1801. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1802. *
  1803. * The ipsumed field of the skb is set based on whether HW validated the
  1804. * IP/TCP/UDP checksum.
  1805. *
  1806. * Return: void
  1807. */
  1808. static inline
  1809. void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1810. qdf_nbuf_t nbuf,
  1811. uint8_t *rx_tlv_hdr)
  1812. {
  1813. qdf_nbuf_rx_cksum_t cksum = {0};
  1814. //TODO - Move this to ring desc api
  1815. //HAL_RX_MSDU_DESC_IP_CHKSUM_FAIL_GET
  1816. //HAL_RX_MSDU_DESC_TCP_UDP_CHKSUM_FAIL_GET
  1817. uint32_t ip_csum_err, tcp_udp_csum_er;
  1818. hal_rx_tlv_csum_err_get(pdev->soc->hal_soc, rx_tlv_hdr, &ip_csum_err,
  1819. &tcp_udp_csum_er);
  1820. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1821. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1822. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1823. } else {
  1824. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1825. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1826. }
  1827. }
  1828. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1829. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1830. static inline
  1831. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1832. int max_reap_limit)
  1833. {
  1834. bool limit_hit = false;
  1835. limit_hit =
  1836. (num_reaped >= max_reap_limit) ? true : false;
  1837. if (limit_hit)
  1838. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1839. return limit_hit;
  1840. }
  1841. static inline
  1842. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1843. {
  1844. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1845. }
  1846. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1847. {
  1848. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1849. return cfg->rx_reap_loop_pkt_limit;
  1850. }
  1851. #else
  1852. static inline
  1853. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1854. int max_reap_limit)
  1855. {
  1856. return false;
  1857. }
  1858. static inline
  1859. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1860. {
  1861. return false;
  1862. }
  1863. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1864. {
  1865. return 0;
  1866. }
  1867. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1868. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1869. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1870. /**
  1871. * dp_rx_is_list_ready() - Make different lists for 4-address
  1872. and 3-address frames
  1873. * @nbuf_head: skb list head
  1874. * @vdev: vdev
  1875. * @txrx_peer : txrx_peer
  1876. * @peer_id: peer id of new received frame
  1877. * @vdev_id: vdev_id of new received frame
  1878. *
  1879. * Return: true if peer_ids are different.
  1880. */
  1881. static inline bool
  1882. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1883. struct dp_vdev *vdev,
  1884. struct dp_txrx_peer *txrx_peer,
  1885. uint16_t peer_id,
  1886. uint8_t vdev_id)
  1887. {
  1888. if (nbuf_head && txrx_peer && txrx_peer->peer_id != peer_id)
  1889. return true;
  1890. return false;
  1891. }
  1892. #else
  1893. static inline bool
  1894. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1895. struct dp_vdev *vdev,
  1896. struct dp_txrx_peer *txrx_peer,
  1897. uint16_t peer_id,
  1898. uint8_t vdev_id)
  1899. {
  1900. if (nbuf_head && vdev && (vdev->vdev_id != vdev_id))
  1901. return true;
  1902. return false;
  1903. }
  1904. #endif
  1905. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  1906. /**
  1907. * dp_rx_mark_first_packet_after_wow_wakeup - get first packet after wow wakeup
  1908. * @pdev: pointer to dp_pdev structure
  1909. * @rx_tlv: pointer to rx_pkt_tlvs structure
  1910. * @nbuf: pointer to skb buffer
  1911. *
  1912. * Return: None
  1913. */
  1914. void dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  1915. uint8_t *rx_tlv,
  1916. qdf_nbuf_t nbuf);
  1917. #else
  1918. static inline void
  1919. dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  1920. uint8_t *rx_tlv,
  1921. qdf_nbuf_t nbuf)
  1922. {
  1923. }
  1924. #endif
  1925. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1926. static inline uint8_t
  1927. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1928. {
  1929. return DP_DEFRAG_RBM(soc->wbm_sw0_bm_id);
  1930. }
  1931. static inline uint8_t
  1932. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1933. {
  1934. return DP_WBM2SW_RBM(soc->wbm_sw0_bm_id);
  1935. }
  1936. #else
  1937. static inline uint8_t
  1938. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1939. {
  1940. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1941. uint8_t wbm2_sw_rx_rel_ring_id;
  1942. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1943. return HAL_RX_BUF_RBM_SW_BM(soc->wbm_sw0_bm_id,
  1944. wbm2_sw_rx_rel_ring_id);
  1945. }
  1946. static inline uint8_t
  1947. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1948. {
  1949. return dp_rx_get_rx_bm_id(soc);
  1950. }
  1951. #endif
  1952. static inline uint16_t
  1953. dp_rx_peer_metadata_peer_id_get(struct dp_soc *soc, uint32_t peer_metadata)
  1954. {
  1955. return soc->arch_ops.dp_rx_peer_metadata_peer_id_get(soc,
  1956. peer_metadata);
  1957. }
  1958. /**
  1959. * dp_rx_desc_pool_init_generic() - Generic Rx descriptors initialization
  1960. * @soc: SOC handle
  1961. * @rx_desc_pool: pointer to RX descriptor pool
  1962. * @pool_id: pool ID
  1963. *
  1964. * Return: None
  1965. */
  1966. QDF_STATUS dp_rx_desc_pool_init_generic(struct dp_soc *soc,
  1967. struct rx_desc_pool *rx_desc_pool,
  1968. uint32_t pool_id);
  1969. void dp_rx_desc_pool_deinit_generic(struct dp_soc *soc,
  1970. struct rx_desc_pool *rx_desc_pool,
  1971. uint32_t pool_id);
  1972. /**
  1973. * dp_rx_pkt_tracepoints_enabled() - Get the state of rx pkt tracepoint
  1974. *
  1975. * Return: True if any rx pkt tracepoint is enabled else false
  1976. */
  1977. static inline
  1978. bool dp_rx_pkt_tracepoints_enabled(void)
  1979. {
  1980. return (qdf_trace_dp_rx_tcp_pkt_enabled() ||
  1981. qdf_trace_dp_rx_udp_pkt_enabled() ||
  1982. qdf_trace_dp_rx_pkt_enabled());
  1983. }
  1984. #if defined(QCA_DP_RX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  1985. static inline
  1986. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  1987. struct dp_srng *rxdma_srng,
  1988. struct rx_desc_pool *rx_desc_pool,
  1989. uint32_t num_req_buffers)
  1990. {
  1991. return __dp_pdev_rx_buffers_no_map_attach(soc, mac_id,
  1992. rxdma_srng,
  1993. rx_desc_pool,
  1994. num_req_buffers);
  1995. }
  1996. static inline
  1997. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  1998. struct dp_srng *rxdma_srng,
  1999. struct rx_desc_pool *rx_desc_pool,
  2000. uint32_t num_req_buffers,
  2001. union dp_rx_desc_list_elem_t **desc_list,
  2002. union dp_rx_desc_list_elem_t **tail)
  2003. {
  2004. __dp_rx_buffers_no_map_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2005. num_req_buffers, desc_list, tail);
  2006. }
  2007. static inline
  2008. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2009. struct dp_srng *rxdma_srng,
  2010. struct rx_desc_pool *rx_desc_pool,
  2011. uint32_t num_req_buffers,
  2012. union dp_rx_desc_list_elem_t **desc_list,
  2013. union dp_rx_desc_list_elem_t **tail)
  2014. {
  2015. __dp_rx_buffers_no_map_lt_replenish(soc, mac_id, rxdma_srng,
  2016. rx_desc_pool);
  2017. }
  2018. static inline
  2019. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  2020. qdf_nbuf_t nbuf,
  2021. uint32_t buf_size)
  2022. {
  2023. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  2024. (void *)(nbuf->data + buf_size));
  2025. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  2026. }
  2027. static inline
  2028. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  2029. qdf_nbuf_t nbuf,
  2030. uint32_t buf_size)
  2031. {
  2032. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2033. (void *)(nbuf->data + buf_size));
  2034. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  2035. }
  2036. #if !defined(SPECULATIVE_READ_DISABLED)
  2037. static inline
  2038. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2039. struct dp_rx_desc *rx_desc,
  2040. uint8_t reo_ring_num)
  2041. {
  2042. struct rx_desc_pool *rx_desc_pool;
  2043. qdf_nbuf_t nbuf;
  2044. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2045. nbuf = rx_desc->nbuf;
  2046. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2047. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2048. }
  2049. static inline
  2050. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2051. struct rx_desc_pool *rx_desc_pool,
  2052. qdf_nbuf_t nbuf)
  2053. {
  2054. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2055. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2056. }
  2057. #else
  2058. static inline
  2059. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2060. struct dp_rx_desc *rx_desc,
  2061. uint8_t reo_ring_num)
  2062. {
  2063. }
  2064. static inline
  2065. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2066. struct rx_desc_pool *rx_desc_pool,
  2067. qdf_nbuf_t nbuf)
  2068. {
  2069. }
  2070. #endif
  2071. static inline
  2072. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2073. uint32_t bufs_reaped)
  2074. {
  2075. }
  2076. static inline
  2077. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2078. struct rx_desc_pool *rx_desc_pool)
  2079. {
  2080. return qdf_nbuf_alloc_simple(soc->osdev, rx_desc_pool->buf_size);
  2081. }
  2082. static inline
  2083. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2084. {
  2085. qdf_nbuf_free_simple(nbuf);
  2086. }
  2087. #else
  2088. static inline
  2089. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  2090. struct dp_srng *rxdma_srng,
  2091. struct rx_desc_pool *rx_desc_pool,
  2092. uint32_t num_req_buffers)
  2093. {
  2094. return dp_pdev_rx_buffers_attach(soc, mac_id,
  2095. rxdma_srng,
  2096. rx_desc_pool,
  2097. num_req_buffers);
  2098. }
  2099. static inline
  2100. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2101. struct dp_srng *rxdma_srng,
  2102. struct rx_desc_pool *rx_desc_pool,
  2103. uint32_t num_req_buffers,
  2104. union dp_rx_desc_list_elem_t **desc_list,
  2105. union dp_rx_desc_list_elem_t **tail)
  2106. {
  2107. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2108. num_req_buffers, desc_list, tail);
  2109. }
  2110. static inline
  2111. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2112. struct dp_srng *rxdma_srng,
  2113. struct rx_desc_pool *rx_desc_pool,
  2114. uint32_t num_req_buffers,
  2115. union dp_rx_desc_list_elem_t **desc_list,
  2116. union dp_rx_desc_list_elem_t **tail)
  2117. {
  2118. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2119. num_req_buffers, desc_list, tail);
  2120. }
  2121. static inline
  2122. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  2123. qdf_nbuf_t nbuf,
  2124. uint32_t buf_size)
  2125. {
  2126. return (qdf_dma_addr_t)NULL;
  2127. }
  2128. static inline
  2129. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  2130. qdf_nbuf_t nbuf,
  2131. uint32_t buf_size)
  2132. {
  2133. return (qdf_dma_addr_t)NULL;
  2134. }
  2135. static inline
  2136. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2137. struct dp_rx_desc *rx_desc,
  2138. uint8_t reo_ring_num)
  2139. {
  2140. struct rx_desc_pool *rx_desc_pool;
  2141. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2142. dp_ipa_reo_ctx_buf_mapping_lock(soc, reo_ring_num);
  2143. dp_ipa_handle_rx_buf_smmu_mapping(soc, rx_desc->nbuf,
  2144. rx_desc_pool->buf_size,
  2145. false);
  2146. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  2147. QDF_DMA_FROM_DEVICE,
  2148. rx_desc_pool->buf_size);
  2149. dp_ipa_reo_ctx_buf_mapping_unlock(soc, reo_ring_num);
  2150. }
  2151. static inline
  2152. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2153. struct rx_desc_pool *rx_desc_pool,
  2154. qdf_nbuf_t nbuf)
  2155. {
  2156. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf, rx_desc_pool->buf_size,
  2157. false);
  2158. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf, QDF_DMA_FROM_DEVICE,
  2159. rx_desc_pool->buf_size);
  2160. }
  2161. static inline
  2162. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2163. uint32_t bufs_reaped)
  2164. {
  2165. DP_STATS_INC(soc,
  2166. rx.ring_packets[smp_processor_id()][ring_id], bufs_reaped);
  2167. }
  2168. static inline
  2169. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2170. struct rx_desc_pool *rx_desc_pool)
  2171. {
  2172. return qdf_nbuf_alloc(soc->osdev, rx_desc_pool->buf_size,
  2173. RX_BUFFER_RESERVATION,
  2174. rx_desc_pool->buf_alignment, FALSE);
  2175. }
  2176. static inline
  2177. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2178. {
  2179. qdf_nbuf_free(nbuf);
  2180. }
  2181. #endif
  2182. /**
  2183. * dp_rx_get_txrx_peer_and_vdev() - Get txrx peer and vdev from peer id
  2184. * @nbuf : pointer to the first msdu of an amsdu.
  2185. * @peer_id : Peer id of the peer
  2186. * @txrx_ref_handle : Buffer to save the handle for txrx peer's reference
  2187. * @pkt_capture_offload : Flag indicating if pkt capture offload is needed
  2188. * @vdev : Buffer to hold pointer to vdev
  2189. * @rx_pdev : Buffer to hold pointer to rx pdev
  2190. * @dsf : delay stats flag
  2191. * @old_tid : Old tid
  2192. *
  2193. * Get txrx peer and vdev from peer id
  2194. *
  2195. * Return: Pointer to txrx peer
  2196. */
  2197. static inline struct dp_txrx_peer *
  2198. dp_rx_get_txrx_peer_and_vdev(struct dp_soc *soc,
  2199. qdf_nbuf_t nbuf,
  2200. uint16_t peer_id,
  2201. dp_txrx_ref_handle *txrx_ref_handle,
  2202. bool pkt_capture_offload,
  2203. struct dp_vdev **vdev,
  2204. struct dp_pdev **rx_pdev,
  2205. uint32_t *dsf,
  2206. uint32_t *old_tid)
  2207. {
  2208. struct dp_txrx_peer *txrx_peer = NULL;
  2209. txrx_peer = dp_txrx_peer_get_ref_by_id(soc, peer_id, txrx_ref_handle,
  2210. DP_MOD_ID_RX);
  2211. if (qdf_likely(txrx_peer)) {
  2212. *vdev = txrx_peer->vdev;
  2213. } else {
  2214. nbuf->next = NULL;
  2215. dp_rx_deliver_to_pkt_capture_no_peer(soc, nbuf,
  2216. pkt_capture_offload);
  2217. if (!pkt_capture_offload)
  2218. dp_rx_deliver_to_stack_no_peer(soc, nbuf);
  2219. goto end;
  2220. }
  2221. if (qdf_unlikely(!(*vdev))) {
  2222. qdf_nbuf_free(nbuf);
  2223. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  2224. goto end;
  2225. }
  2226. *rx_pdev = (*vdev)->pdev;
  2227. *dsf = (*rx_pdev)->delay_stats_flag;
  2228. *old_tid = 0xff;
  2229. end:
  2230. return txrx_peer;
  2231. }
  2232. static inline QDF_STATUS
  2233. dp_peer_rx_reorder_queue_setup(struct dp_soc *soc, struct dp_peer *peer,
  2234. int tid, uint32_t ba_window_size)
  2235. {
  2236. return soc->arch_ops.dp_peer_rx_reorder_queue_setup(soc,
  2237. peer, tid,
  2238. ba_window_size);
  2239. }
  2240. #endif /* _DP_RX_H */