cfg_dp.h 56 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914
  1. /*
  2. * Copyright (c) 2018-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. /**
  20. * DOC: This file contains definitions of Data Path configuration.
  21. */
  22. #ifndef _CFG_DP_H_
  23. #define _CFG_DP_H_
  24. #include "cfg_define.h"
  25. #include "wlan_init_cfg.h"
  26. #define WLAN_CFG_MAX_CLIENTS 64
  27. #define WLAN_CFG_MAX_CLIENTS_MIN 8
  28. #define WLAN_CFG_MAX_CLIENTS_MAX 64
  29. /* Change this to a lower value to enforce scattered idle list mode */
  30. #define WLAN_CFG_MAX_ALLOC_SIZE 0x200000
  31. #define WLAN_CFG_MAX_ALLOC_SIZE_MIN 0x80000
  32. #define WLAN_CFG_MAX_ALLOC_SIZE_MAX 0x200000
  33. #if defined(QCA_LL_TX_FLOW_CONTROL_V2) || \
  34. defined(QCA_LL_PDEV_TX_FLOW_CONTROL)
  35. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 10
  36. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 15
  37. #else
  38. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 0
  39. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 0
  40. #endif
  41. #define WLAN_CFG_PER_PDEV_TX_RING_MIN 0
  42. #define WLAN_CFG_PER_PDEV_TX_RING_MAX 1
  43. #ifdef IPA_OFFLOAD
  44. /* Size of TCL TX Ring */
  45. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  46. #define WLAN_CFG_TX_RING_SIZE 2048
  47. #else
  48. #define WLAN_CFG_TX_RING_SIZE 1024
  49. #endif
  50. #define WLAN_CFG_IPA_TX_RING_SIZE_MIN 512
  51. #define WLAN_CFG_IPA_TX_RING_SIZE 1024
  52. #define WLAN_CFG_IPA_TX_RING_SIZE_MAX 0x80000
  53. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN 512
  54. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE 1024
  55. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX 0x80000
  56. #ifdef IPA_WDI3_TX_TWO_PIPES
  57. #ifdef WLAN_MEMORY_OPT
  58. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN 128
  59. #else
  60. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN 512
  61. #endif
  62. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE 1024
  63. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX 0x80000
  64. #ifdef WLAN_MEMORY_OPT
  65. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN 128
  66. #else
  67. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN 512
  68. #endif
  69. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE 1024
  70. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX 0x80000
  71. #endif
  72. #define WLAN_CFG_PER_PDEV_TX_RING 0
  73. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 2048
  74. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 3000
  75. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 1024
  76. #else
  77. #define WLAN_CFG_TX_RING_SIZE 512
  78. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  79. #define WLAN_CFG_PER_PDEV_TX_RING 1
  80. #else
  81. #define WLAN_CFG_PER_PDEV_TX_RING 0
  82. #endif
  83. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 0
  84. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 0
  85. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 0
  86. #endif /* IPA_OFFLOAD */
  87. #define WLAN_CFG_TIME_CONTROL_BP 3000
  88. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  89. #define WLAN_CFG_PER_PDEV_RX_RING 0
  90. #define WLAN_CFG_PER_PDEV_LMAC_RING 0
  91. #define WLAN_LRO_ENABLE 0
  92. #ifdef QCA_WIFI_QCA6750
  93. #define WLAN_CFG_MAC_PER_TARGET 1
  94. #else
  95. #define WLAN_CFG_MAC_PER_TARGET 2
  96. #endif
  97. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  98. #define WLAN_CFG_TX_COMP_RING_SIZE 4096
  99. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  100. #define WLAN_CFG_NUM_TX_DESC 4096
  101. #define WLAN_CFG_NUM_TX_EXT_DESC 4096
  102. #else
  103. #define WLAN_CFG_TX_COMP_RING_SIZE 1024
  104. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  105. #define WLAN_CFG_NUM_TX_DESC 1024
  106. #define WLAN_CFG_NUM_TX_EXT_DESC 1024
  107. #endif
  108. /* Interrupt Mitigation - Batch threshold in terms of number of frames */
  109. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX 1
  110. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER 1
  111. /* Interrupt Mitigation - Timer threshold in us */
  112. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX 8
  113. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER 8
  114. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  115. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX \
  116. WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING
  117. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX \
  118. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING
  119. #else
  120. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX 1
  121. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX 8
  122. #endif
  123. #endif /* WLAN_MAX_PDEVS */
  124. #define WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL 0
  125. #define WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL 30
  126. #ifdef NBUF_MEMORY_DEBUG
  127. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0xFFFF
  128. #else
  129. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0x1FFFF
  130. #endif
  131. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD \
  132. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  133. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN 0
  134. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX 0x200000
  135. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD \
  136. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  137. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN 100
  138. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX 0x200000
  139. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING 256
  140. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING 512
  141. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING 0
  142. #define WLAN_CFG_PER_PDEV_RX_RING_MIN 0
  143. #define WLAN_CFG_PER_PDEV_RX_RING_MAX 0
  144. #define WLAN_CFG_PER_PDEV_LMAC_RING_MIN 0
  145. #define WLAN_CFG_PER_PDEV_LMAC_RING_MAX 1
  146. #define WLAN_CFG_TX_RING_SIZE_MIN 512
  147. #define WLAN_CFG_TX_RING_SIZE_MAX 0x80000
  148. #define WLAN_CFG_TIME_CONTROL_BP_MIN 3000
  149. #define WLAN_CFG_TIME_CONTROL_BP_MAX 1800000
  150. #define WLAN_CFG_TX_COMP_RING_SIZE_MIN 512
  151. #define WLAN_CFG_TX_COMP_RING_SIZE_MAX 0x80000
  152. #define WLAN_CFG_NUM_TX_DESC_MIN 16
  153. #define WLAN_CFG_NUM_TX_DESC_MAX 0x10000
  154. #define WLAN_CFG_NUM_TX_EXT_DESC_MIN 16
  155. #define WLAN_CFG_NUM_TX_EXT_DESC_MAX 0x80000
  156. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN 1
  157. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX 256
  158. #define WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL_MIN 0
  159. #define WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL_MAX 1024
  160. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN 0
  161. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX 128
  162. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MIN 1
  163. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MAX 128
  164. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MIN 1
  165. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MAX 128
  166. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN 1
  167. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX 1
  168. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN 8
  169. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX 1000
  170. #define WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL_MIN 8
  171. #define WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL_MAX 1000
  172. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN 8
  173. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX 500
  174. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN 8
  175. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX 1000
  176. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN 8
  177. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX 512
  178. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN 8
  179. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX 500
  180. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE 0x2000
  181. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN 0x2000
  182. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX 0xc000
  183. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  184. /* Per vdev pools */
  185. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  186. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  187. #else /* QCA_LL_TX_FLOW_CONTROL_V2 */
  188. #ifdef TX_PER_PDEV_DESC_POOL
  189. #define WLAN_CFG_NUM_TX_DESC_POOL MAX_PDEV_CNT
  190. #define WLAN_CFG_NUM_TXEXT_DESC_POOL MAX_PDEV_CNT
  191. #else /* TX_PER_PDEV_DESC_POOL */
  192. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  193. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  194. #endif /* TX_PER_PDEV_DESC_POOL */
  195. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  196. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN 1
  197. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX 4
  198. #define WLAN_CFG_HTT_PKT_TYPE 2
  199. #define WLAN_CFG_HTT_PKT_TYPE_MIN 2
  200. #define WLAN_CFG_HTT_PKT_TYPE_MAX 2
  201. #define WLAN_CFG_MAX_PEER_ID 64
  202. #define WLAN_CFG_MAX_PEER_ID_MIN 64
  203. #define WLAN_CFG_MAX_PEER_ID_MAX 64
  204. #define WLAN_CFG_RX_DEFRAG_TIMEOUT 100
  205. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN 100
  206. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX 100
  207. #define WLAN_CFG_NUM_TCL_DATA_RINGS 3
  208. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MIN 1
  209. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MAX MAX_TCL_DATA_RINGS
  210. #define WLAN_CFG_NUM_TX_COMP_RINGS WLAN_CFG_NUM_TCL_DATA_RINGS
  211. #define WLAN_CFG_NUM_TX_COMP_RINGS_MIN WLAN_CFG_NUM_TCL_DATA_RINGS_MIN
  212. #define WLAN_CFG_NUM_TX_COMP_RINGS_MAX WLAN_CFG_NUM_TCL_DATA_RINGS_MAX
  213. #if defined(CONFIG_BERYLLIUM)
  214. #define WLAN_CFG_NUM_REO_DEST_RING 8
  215. #else
  216. #define WLAN_CFG_NUM_REO_DEST_RING 4
  217. #endif
  218. #define WLAN_CFG_NUM_REO_DEST_RING_MIN 4
  219. #define WLAN_CFG_NUM_REO_DEST_RING_MAX MAX_REO_DEST_RINGS
  220. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS 2
  221. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN 1
  222. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX 3
  223. #define WLAN_CFG_NSS_NUM_REO_DEST_RING 2
  224. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN 1
  225. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX 3
  226. #define WLAN_CFG_WBM_RELEASE_RING_SIZE 1024
  227. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN 64
  228. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX 1024
  229. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE 512
  230. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN 32
  231. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX 512
  232. #define WLAN_CFG_TCL_STATUS_RING_SIZE 32
  233. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MIN 32
  234. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MAX 32
  235. #if defined(QCA_WIFI_QCA6290)
  236. #define WLAN_CFG_REO_DST_RING_SIZE 1024
  237. #else
  238. #define WLAN_CFG_REO_DST_RING_SIZE 2048
  239. #endif
  240. #define WLAN_CFG_REO_DST_RING_SIZE_MIN 8
  241. #define WLAN_CFG_REO_DST_RING_SIZE_MAX 8192
  242. #define WLAN_CFG_REO_REINJECT_RING_SIZE 128
  243. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MIN 32
  244. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MAX 128
  245. #define WLAN_CFG_RX_RELEASE_RING_SIZE 1024
  246. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MIN 8
  247. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  248. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  249. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 1024
  250. #else
  251. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 32768
  252. #endif
  253. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE 256
  254. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN 128
  255. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX 512
  256. #define WLAN_CFG_REO_CMD_RING_SIZE 128
  257. #define WLAN_CFG_REO_CMD_RING_SIZE_MIN 64
  258. #define WLAN_CFG_REO_CMD_RING_SIZE_MAX 128
  259. #define WLAN_CFG_REO_STATUS_RING_SIZE 256
  260. #define WLAN_CFG_REO_STATUS_RING_SIZE_MIN 128
  261. #define WLAN_CFG_REO_STATUS_RING_SIZE_MAX 2048
  262. #define WLAN_CFG_RXDMA_BUF_RING_SIZE 1024
  263. #ifdef WLAN_MEMORY_OPT
  264. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN 128
  265. #else
  266. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN 1024
  267. #endif
  268. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX 4096
  269. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE 4096
  270. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN 16
  271. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX 16384
  272. #define WLAN_CFG_TX_DESC_LIMIT_0 0
  273. #define WLAN_CFG_TX_DESC_LIMIT_0_MIN 4096
  274. #define WLAN_CFG_TX_DESC_LIMIT_0_MAX 32768
  275. #define WLAN_CFG_TX_DESC_LIMIT_1 0
  276. #define WLAN_CFG_TX_DESC_LIMIT_1_MIN 4096
  277. #define WLAN_CFG_TX_DESC_LIMIT_1_MAX 32768
  278. #define WLAN_CFG_TX_DESC_LIMIT_2 0
  279. #define WLAN_CFG_TX_DESC_LIMIT_2_MIN 4096
  280. #define WLAN_CFG_TX_DESC_LIMIT_2_MAX 32768
  281. #define WLAN_CFG_TX_DEVICE_LIMIT 65536
  282. #define WLAN_CFG_TX_DEVICE_LIMIT_MIN 16384
  283. #define WLAN_CFG_TX_DEVICE_LIMIT_MAX 65536
  284. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE 1024
  285. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN 128
  286. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX 1024
  287. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE 4096
  288. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN 16
  289. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX 8192
  290. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE 4096
  291. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN 16
  292. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX 8192
  293. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE 2048
  294. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN 48
  295. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX 8192
  296. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE 2048
  297. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN 48
  298. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX 8192
  299. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE 1024
  300. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN 16
  301. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX 8192
  302. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE 4096
  303. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN 4096
  304. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX 16384
  305. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE 1024
  306. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN 1024
  307. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX 8192
  308. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE 32
  309. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN 0
  310. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX 256
  311. /*
  312. * Allocate as many RX descriptors as buffers in the SW2RXDMA
  313. * ring. This value may need to be tuned later.
  314. */
  315. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  316. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  317. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  318. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 1
  319. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  320. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  321. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  322. /*
  323. * For low memory AP cases using 1 will reduce the rx descriptors memory req
  324. */
  325. #elif defined(QCA_LOWMEM_CONFIG) || defined(QCA_512M_CONFIG)
  326. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  327. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  328. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  329. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  330. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  331. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  332. /*
  333. * AP use cases need to allocate more RX Descriptors than the number of
  334. * entries available in the SW2RXDMA buffer replenish ring. This is to account
  335. * for frames sitting in REO queues, HW-HW DMA rings etc. Hence using a
  336. * multiplication factor of 3, to allocate three times as many RX descriptors
  337. * as RX buffers.
  338. */
  339. #else
  340. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 3
  341. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  342. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  343. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 12288
  344. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 4096
  345. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  346. #endif
  347. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE 16384
  348. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN 1
  349. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX 16384
  350. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT 128
  351. #define WLAN_CFG_PKTLOG_BUFFER_SIZE 10
  352. #define WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE 1
  353. #define WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE 10
  354. #ifdef IPA_OFFLOAD
  355. #define WLAN_CFG_NUM_REO_RINGS_MAP 0x7
  356. #else
  357. #define WLAN_CFG_NUM_REO_RINGS_MAP 0xF
  358. #endif
  359. #define WLAN_CFG_NUM_REO_RINGS_MAP_MIN 0x1
  360. #if defined(CONFIG_BERYLLIUM)
  361. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xFF
  362. #else
  363. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xF
  364. #endif
  365. #define WLAN_CFG_RADIO_0_DEFAULT_REO 0x1
  366. #define WLAN_CFG_RADIO_1_DEFAULT_REO 0x2
  367. #define WLAN_CFG_RADIO_2_DEFAULT_REO 0x3
  368. #define WLAN_CFG_RADIO_DEFAULT_REO_MIN 0x1
  369. #define WLAN_CFG_RADIO_DEFAULT_REO_MAX 0x4
  370. #define WLAN_CFG_REO2PPE_RING_SIZE 2048
  371. #define WLAN_CFG_REO2PPE_RING_SIZE_MIN 64
  372. #define WLAN_CFG_REO2PPE_RING_SIZE_MAX 16384
  373. #define WLAN_CFG_PPE2TCL_RING_SIZE 2048
  374. #define WLAN_CFG_PPE2TCL_RING_SIZE_MIN 64
  375. #define WLAN_CFG_PPE2TCL_RING_SIZE_MAX 32768
  376. #define WLAN_CFG_PPE_RELEASE_RING_SIZE 1024
  377. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN 64
  378. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX 1024
  379. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  380. #define WLAN_CFG_MLO_RX_RING_MAP 0x7
  381. #define WLAN_CFG_MLO_RX_RING_MAP_MIN 0x0
  382. #define WLAN_CFG_MLO_RX_RING_MAP_MAX 0xFF
  383. #endif
  384. #define WLAN_CFG_TX_CAPT_MAX_MEM_MIN 0
  385. #define WLAN_CFG_TX_CAPT_MAX_MEM_MAX 512
  386. #define WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT 0
  387. #define CFG_DP_MPDU_RETRY_THRESHOLD_MIN 0
  388. #define CFG_DP_MPDU_RETRY_THRESHOLD_MAX 255
  389. #define CFG_DP_MPDU_RETRY_THRESHOLD 0
  390. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR 0
  391. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR_MIN 0
  392. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR_MAX 4
  393. #ifdef CONFIG_SAWF_STATS
  394. #define WLAN_CFG_SAWF_STATS 0x0
  395. #define WLAN_CFG_SAWF_STATS_MIN 0x0
  396. #define WLAN_CFG_SAWF_STATS_MAX 0x7
  397. #endif
  398. /*
  399. * <ini>
  400. * "dp_tx_capt_max_mem_mb"- maximum memory used by Tx capture
  401. * @Min: 0
  402. * @Max: 512 MB
  403. * @Default: 0 (disabled)
  404. *
  405. * This ini entry is used to set a max limit beyond which frames
  406. * are dropped by Tx capture. User needs to set a non-zero value
  407. * to enable it.
  408. *
  409. * Usage: External
  410. *
  411. * </ini>
  412. */
  413. #define CFG_DP_TX_CAPT_MAX_MEM_MB \
  414. CFG_INI_UINT("dp_tx_capt_max_mem_mb", \
  415. WLAN_CFG_TX_CAPT_MAX_MEM_MIN, \
  416. WLAN_CFG_TX_CAPT_MAX_MEM_MAX, \
  417. WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT, \
  418. CFG_VALUE_OR_DEFAULT, "Max Memory (in MB) used by Tx Capture")
  419. /* DP INI Declarations */
  420. #define CFG_DP_HTT_PACKET_TYPE \
  421. CFG_INI_UINT("dp_htt_packet_type", \
  422. WLAN_CFG_HTT_PKT_TYPE_MIN, \
  423. WLAN_CFG_HTT_PKT_TYPE_MAX, \
  424. WLAN_CFG_HTT_PKT_TYPE, \
  425. CFG_VALUE_OR_DEFAULT, "DP HTT packet type")
  426. #define CFG_DP_INT_BATCH_THRESHOLD_OTHER \
  427. CFG_INI_UINT("dp_int_batch_threshold_other", \
  428. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN, \
  429. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX, \
  430. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER, \
  431. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Other")
  432. #define CFG_DP_INT_BATCH_THRESHOLD_RX \
  433. CFG_INI_UINT("dp_int_batch_threshold_rx", \
  434. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN, \
  435. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX, \
  436. WLAN_CFG_INT_BATCH_THRESHOLD_RX, \
  437. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Rx")
  438. #define CFG_DP_INT_BATCH_THRESHOLD_TX \
  439. CFG_INI_UINT("dp_int_batch_threshold_tx", \
  440. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN, \
  441. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX, \
  442. WLAN_CFG_INT_BATCH_THRESHOLD_TX, \
  443. CFG_VALUE_OR_DEFAULT, "DP INT threshold Tx")
  444. #define CFG_DP_INT_BATCH_THRESHOLD_PPE2TCL \
  445. CFG_INI_UINT("dp_int_batch_threshold_ppe2tcl", \
  446. WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL_MIN, \
  447. WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL_MAX, \
  448. WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL, \
  449. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold ppe2tcl")
  450. #define CFG_DP_INT_TIMER_THRESHOLD_PPE2TCL \
  451. CFG_INI_UINT("dp_int_timer_threshold_ppe2tcl", \
  452. WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL_MIN, \
  453. WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL_MAX, \
  454. WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL, \
  455. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold ppe2tcl")
  456. #define CFG_DP_INT_TIMER_THRESHOLD_OTHER \
  457. CFG_INI_UINT("dp_int_timer_threshold_other", \
  458. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN, \
  459. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX, \
  460. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER, \
  461. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Other")
  462. #define CFG_DP_INT_TIMER_THRESHOLD_RX \
  463. CFG_INI_UINT("dp_int_timer_threshold_rx", \
  464. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN, \
  465. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX, \
  466. WLAN_CFG_INT_TIMER_THRESHOLD_RX, \
  467. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Rx")
  468. #define CFG_DP_INT_TIMER_THRESHOLD_REO_RING \
  469. CFG_INI_UINT("dp_int_timer_threshold_reo_ring", \
  470. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN, \
  471. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX, \
  472. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING, \
  473. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Reo ring")
  474. #define CFG_DP_INT_TIMER_THRESHOLD_WBM_RELEASE_RING \
  475. CFG_INI_UINT("dp_int_timer_threshold_wbm_release_ring", \
  476. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN, \
  477. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX, \
  478. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING, \
  479. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold wbm release ring")
  480. #define CFG_DP_INT_TIMER_THRESHOLD_TX \
  481. CFG_INI_UINT("dp_int_timer_threshold_tx", \
  482. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN, \
  483. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX, \
  484. WLAN_CFG_INT_TIMER_THRESHOLD_TX, \
  485. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Tx")
  486. #define CFG_DP_MAX_ALLOC_SIZE \
  487. CFG_INI_UINT("dp_max_alloc_size", \
  488. WLAN_CFG_MAX_ALLOC_SIZE_MIN, \
  489. WLAN_CFG_MAX_ALLOC_SIZE_MAX, \
  490. WLAN_CFG_MAX_ALLOC_SIZE, \
  491. CFG_VALUE_OR_DEFAULT, "DP Max Alloc Size")
  492. #define CFG_DP_MAX_CLIENTS \
  493. CFG_INI_UINT("dp_max_clients", \
  494. WLAN_CFG_MAX_CLIENTS_MIN, \
  495. WLAN_CFG_MAX_CLIENTS_MAX, \
  496. WLAN_CFG_MAX_CLIENTS, \
  497. CFG_VALUE_OR_DEFAULT, "DP Max Clients")
  498. #define CFG_DP_MAX_PEER_ID \
  499. CFG_INI_UINT("dp_max_peer_id", \
  500. WLAN_CFG_MAX_PEER_ID_MIN, \
  501. WLAN_CFG_MAX_PEER_ID_MAX, \
  502. WLAN_CFG_MAX_PEER_ID, \
  503. CFG_VALUE_OR_DEFAULT, "DP Max Peer ID")
  504. #define CFG_DP_REO_DEST_RINGS \
  505. CFG_INI_UINT("dp_reo_dest_rings", \
  506. WLAN_CFG_NUM_REO_DEST_RING_MIN, \
  507. WLAN_CFG_NUM_REO_DEST_RING_MAX, \
  508. WLAN_CFG_NUM_REO_DEST_RING, \
  509. CFG_VALUE_OR_DEFAULT, "DP REO Destination Rings")
  510. #define CFG_DP_TX_COMP_RINGS \
  511. CFG_INI_UINT("dp_tx_comp_rings", \
  512. WLAN_CFG_NUM_TX_COMP_RINGS_MIN, \
  513. WLAN_CFG_NUM_TX_COMP_RINGS_MAX, \
  514. WLAN_CFG_NUM_TX_COMP_RINGS, \
  515. CFG_VALUE_OR_DEFAULT, "DP Tx Comp Rings")
  516. #define CFG_DP_TCL_DATA_RINGS \
  517. CFG_INI_UINT("dp_tcl_data_rings", \
  518. WLAN_CFG_NUM_TCL_DATA_RINGS_MIN, \
  519. WLAN_CFG_NUM_TCL_DATA_RINGS_MAX, \
  520. WLAN_CFG_NUM_TCL_DATA_RINGS, \
  521. CFG_VALUE_OR_DEFAULT, "DP TCL Data Rings")
  522. #define CFG_DP_NSS_REO_DEST_RINGS \
  523. CFG_INI_UINT("dp_nss_reo_dest_rings", \
  524. WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN, \
  525. WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX, \
  526. WLAN_CFG_NSS_NUM_REO_DEST_RING, \
  527. CFG_VALUE_OR_DEFAULT, "DP NSS REO Destination Rings")
  528. #define CFG_DP_NSS_TCL_DATA_RINGS \
  529. CFG_INI_UINT("dp_nss_tcl_data_rings", \
  530. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN, \
  531. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX, \
  532. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS, \
  533. CFG_VALUE_OR_DEFAULT, "DP NSS TCL Data Rings")
  534. #define CFG_DP_TX_DESC \
  535. CFG_INI_UINT("dp_tx_desc", \
  536. WLAN_CFG_NUM_TX_DESC_MIN, \
  537. WLAN_CFG_NUM_TX_DESC_MAX, \
  538. WLAN_CFG_NUM_TX_DESC, \
  539. CFG_VALUE_OR_DEFAULT, "DP Tx Descriptors")
  540. #define CFG_DP_TX_EXT_DESC \
  541. CFG_INI_UINT("dp_tx_ext_desc", \
  542. WLAN_CFG_NUM_TX_EXT_DESC_MIN, \
  543. WLAN_CFG_NUM_TX_EXT_DESC_MAX, \
  544. WLAN_CFG_NUM_TX_EXT_DESC, \
  545. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors")
  546. #define CFG_DP_TX_EXT_DESC_POOLS \
  547. CFG_INI_UINT("dp_tx_ext_desc_pool", \
  548. WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN, \
  549. WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX, \
  550. WLAN_CFG_NUM_TXEXT_DESC_POOL, \
  551. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors Pool")
  552. #define CFG_DP_PDEV_RX_RING \
  553. CFG_INI_UINT("dp_pdev_rx_ring", \
  554. WLAN_CFG_PER_PDEV_RX_RING_MIN, \
  555. WLAN_CFG_PER_PDEV_RX_RING_MAX, \
  556. WLAN_CFG_PER_PDEV_RX_RING, \
  557. CFG_VALUE_OR_DEFAULT, "DP PDEV Rx Ring")
  558. #define CFG_DP_PDEV_TX_RING \
  559. CFG_INI_UINT("dp_pdev_tx_ring", \
  560. WLAN_CFG_PER_PDEV_TX_RING_MIN, \
  561. WLAN_CFG_PER_PDEV_TX_RING_MAX, \
  562. WLAN_CFG_PER_PDEV_TX_RING, \
  563. CFG_VALUE_OR_DEFAULT, \
  564. "DP PDEV Tx Ring")
  565. #define CFG_DP_RX_DEFRAG_TIMEOUT \
  566. CFG_INI_UINT("dp_rx_defrag_timeout", \
  567. WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN, \
  568. WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX, \
  569. WLAN_CFG_RX_DEFRAG_TIMEOUT, \
  570. CFG_VALUE_OR_DEFAULT, "DP Rx Defrag Timeout")
  571. #define CFG_DP_TX_COMPL_RING_SIZE \
  572. CFG_INI_UINT("dp_tx_compl_ring_size", \
  573. WLAN_CFG_TX_COMP_RING_SIZE_MIN, \
  574. WLAN_CFG_TX_COMP_RING_SIZE_MAX, \
  575. WLAN_CFG_TX_COMP_RING_SIZE, \
  576. CFG_VALUE_OR_DEFAULT, "DP Tx Completion Ring Size")
  577. #define CFG_DP_TX_RING_SIZE \
  578. CFG_INI_UINT("dp_tx_ring_size", \
  579. WLAN_CFG_TX_RING_SIZE_MIN,\
  580. WLAN_CFG_TX_RING_SIZE_MAX,\
  581. WLAN_CFG_TX_RING_SIZE,\
  582. CFG_VALUE_OR_DEFAULT, "DP Tx Ring Size")
  583. #define CFG_DP_NSS_COMP_RING_SIZE \
  584. CFG_INI_UINT("dp_nss_comp_ring_size", \
  585. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN, \
  586. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX, \
  587. WLAN_CFG_NSS_TX_COMP_RING_SIZE, \
  588. CFG_VALUE_OR_DEFAULT, "DP NSS completion Ring Size")
  589. #define CFG_DP_PDEV_LMAC_RING \
  590. CFG_INI_UINT("dp_pdev_lmac_ring", \
  591. WLAN_CFG_PER_PDEV_LMAC_RING_MIN, \
  592. WLAN_CFG_PER_PDEV_LMAC_RING_MAX, \
  593. WLAN_CFG_PER_PDEV_LMAC_RING, \
  594. CFG_VALUE_OR_DEFAULT, "DP pdev LMAC ring")
  595. #define CFG_DP_TIME_CONTROL_BP \
  596. CFG_INI_UINT("dp_time_control_bp", \
  597. WLAN_CFG_TIME_CONTROL_BP_MIN,\
  598. WLAN_CFG_TIME_CONTROL_BP_MAX,\
  599. WLAN_CFG_TIME_CONTROL_BP,\
  600. CFG_VALUE_OR_DEFAULT, "DP time control back pressure")
  601. #ifdef CONFIG_SAWF_STATS
  602. #define CFG_DP_SAWF_STATS \
  603. CFG_INI_UINT("dp_sawf_stats", \
  604. WLAN_CFG_SAWF_STATS_MIN,\
  605. WLAN_CFG_SAWF_STATS_MAX,\
  606. WLAN_CFG_SAWF_STATS,\
  607. CFG_VALUE_OR_DEFAULT, "DP sawf stats config")
  608. #define CFG_DP_SAWF_STATS_CONFIG CFG(CFG_DP_SAWF_STATS)
  609. #else
  610. #define CFG_DP_SAWF_STATS_CONFIG
  611. #endif
  612. /*
  613. * <ini>
  614. * dp_rx_pending_hl_threshold - High threshold of frame number to start
  615. * frame dropping scheme
  616. * @Min: 0
  617. * @Max: 524288
  618. * @Default: 393216
  619. *
  620. * This ini entry is used to set a high limit threshold to start frame
  621. * dropping scheme
  622. *
  623. * Usage: External
  624. *
  625. * </ini>
  626. */
  627. #define CFG_DP_RX_PENDING_HL_THRESHOLD \
  628. CFG_INI_UINT("dp_rx_pending_hl_threshold", \
  629. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN, \
  630. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX, \
  631. WLAN_CFG_RX_PENDING_HL_THRESHOLD, \
  632. CFG_VALUE_OR_DEFAULT, "DP rx pending hl threshold")
  633. /*
  634. * <ini>
  635. * dp_rx_pending_lo_threshold - Low threshold of frame number to stop
  636. * frame dropping scheme
  637. * @Min: 100
  638. * @Max: 524288
  639. * @Default: 393216
  640. *
  641. * This ini entry is used to set a low limit threshold to stop frame
  642. * dropping scheme
  643. *
  644. * Usage: External
  645. *
  646. * </ini>
  647. */
  648. #define CFG_DP_RX_PENDING_LO_THRESHOLD \
  649. CFG_INI_UINT("dp_rx_pending_lo_threshold", \
  650. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN, \
  651. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX, \
  652. WLAN_CFG_RX_PENDING_LO_THRESHOLD, \
  653. CFG_VALUE_OR_DEFAULT, "DP rx pending lo threshold")
  654. #define CFG_DP_BASE_HW_MAC_ID \
  655. CFG_INI_UINT("dp_base_hw_macid", \
  656. 0, 1, 1, \
  657. CFG_VALUE_OR_DEFAULT, "DP Base HW Mac ID")
  658. #define CFG_DP_RX_HASH \
  659. CFG_INI_BOOL("dp_rx_hash", true, \
  660. "DP Rx Hash")
  661. #define CFG_DP_TSO \
  662. CFG_INI_BOOL("TSOEnable", false, \
  663. "DP TSO Enabled")
  664. #define CFG_DP_LRO \
  665. CFG_INI_BOOL("LROEnable", WLAN_LRO_ENABLE, \
  666. "DP LRO Enable")
  667. #ifdef WLAN_USE_CONFIG_PARAMS
  668. /*
  669. * <ini>
  670. * dp_tx_desc_use_512p - Use 512M tx descriptor size
  671. * @Min: 0
  672. * @Max: 1
  673. * @Default: 0
  674. *
  675. * This ini entry is used as flag to use 512M tx descriptor size or not
  676. *
  677. * Usage: Internal
  678. *
  679. * </ini>
  680. */
  681. #define CFG_DP_TX_DESC_512P \
  682. CFG_INI_BOOL("dp_tx_desc_use_512p", false, \
  683. "DP TX DESC PINE SPECIFIC")
  684. /*
  685. * <ini>
  686. * dp_nss_3radio_ring - Use 3 Radio NSS comp ring size
  687. * @Min: 0
  688. * @Max: 1
  689. * @Default: 0
  690. *
  691. * This ini entry is used as flag to use 3 Radio NSS com ring size or not
  692. *
  693. * Usage: Internal
  694. *
  695. * </ini>
  696. */
  697. #define CFG_DP_NSS_3RADIO_RING \
  698. CFG_INI_BOOL("dp_nss_3radio_ring", false, \
  699. "DP NSS 3 RADIO RING SIZE")
  700. /*
  701. * <ini>
  702. * dp_mon_ring_per_512M - Update monitor status ring as 512M profile
  703. * @Min: 0
  704. * @Max: 1
  705. * @Default: 0
  706. *
  707. * This ini entry is used as flag to update monitor status ring as 512M profile
  708. *
  709. * Usage: Internal
  710. *
  711. * </ini>
  712. */
  713. #define CFG_DP_MON_STATUS_512M \
  714. CFG_INI_BOOL("dp_mon_ring_per_512M", false, \
  715. "DP MON STATUS RING SIZE PER 512M PROFILE")
  716. /*
  717. * <ini>
  718. * dp_mon_2chain_ring - Reduce monitor rings size as for 2 Chains case
  719. * @Min: 0
  720. * @Max: 1
  721. * @Default: 0
  722. *
  723. * This ini entry is used as flag to reduce monitor rings size as those used
  724. * in case of 2 Tx/RxChains
  725. *
  726. * Usage: Internal
  727. *
  728. * </ini>
  729. */
  730. #define CFG_DP_MON_2CHAIN_RING \
  731. CFG_INI_BOOL("dp_mon_2chain_ring", false, \
  732. "DP MON UPDATE RINGS FOR 2CHAIN")
  733. /*
  734. * <ini>
  735. * dp_mon_4chain_ring - Update monitor rings size for 4 Chains case
  736. * @Min: 0
  737. * @Max: 1
  738. * @Default: 0
  739. *
  740. * This ini entry is used as flag to reduce monitor rings size as those used
  741. * in case of 4 Tx/RxChains
  742. *
  743. * Usage: Internal
  744. *
  745. * </ini>
  746. */
  747. #define CFG_DP_MON_4CHAIN_RING \
  748. CFG_INI_BOOL("dp_mon_4chain_ring", false, \
  749. "DP MON UPDATE RINGS FOR 4CHAIN")
  750. /*
  751. * <ini>
  752. * dp_4radip_rdp_reo - Update RDP REO map based on 4 radio config
  753. * @Min: 0
  754. * @Max: 1
  755. * @Default: 0
  756. *
  757. * This ini entry is used as flag to update RDP reo map based on 4 Radio config
  758. *
  759. * Usage: Internal
  760. *
  761. * </ini>
  762. */
  763. #define CFG_DP_4RADIO_RDP_REO \
  764. CFG_INI_BOOL("dp_nss_4radio_rdp_reo", \
  765. false, "Update REO destination mapping for 4radio")
  766. #define CFG_DP_INI_SECTION_PARAMS \
  767. CFG(CFG_DP_NSS_3RADIO_RING) \
  768. CFG(CFG_DP_TX_DESC_512P) \
  769. CFG(CFG_DP_MON_STATUS_512M) \
  770. CFG(CFG_DP_MON_2CHAIN_RING) \
  771. CFG(CFG_DP_MON_4CHAIN_RING) \
  772. CFG(CFG_DP_4RADIO_RDP_REO)
  773. #else
  774. #define CFG_DP_INI_SECTION_PARAMS
  775. #endif
  776. /*
  777. * <ini>
  778. * CFG_DP_SG - Enable the SG feature standalonely
  779. * @Min: 0
  780. * @Max: 1
  781. * @Default: 1
  782. *
  783. * This ini entry is used to enable/disable SG feature standalonely.
  784. * Also does Rome support SG on TX, lithium does not.
  785. * For example the lithium does not support SG on UDP frames.
  786. * Which is able to handle SG only for TSO frames(in case TSO is enabled).
  787. *
  788. * Usage: External
  789. *
  790. * </ini>
  791. */
  792. #define CFG_DP_SG \
  793. CFG_INI_BOOL("dp_sg_support", false, \
  794. "DP SG Enable")
  795. #define WLAN_CFG_GRO_ENABLE_MIN 0
  796. #define WLAN_CFG_GRO_ENABLE_MAX 3
  797. #define WLAN_CFG_GRO_ENABLE_DEFAULT 0
  798. #define DP_GRO_ENABLE_BIT_SET BIT(0)
  799. #define DP_TC_BASED_DYNAMIC_GRO BIT(1)
  800. /*
  801. * <ini>
  802. * CFG_DP_GRO - Enable the GRO feature standalonely
  803. * @Min: 0
  804. * @Max: 3
  805. * @Default: 0
  806. *
  807. * This ini entry is used to enable/disable GRO feature standalonely.
  808. * Value 0: Disable GRO feature
  809. * Value 1: Enable GRO feature always
  810. * Value 3: Enable GRO dynamic feature where TC rule can control GRO
  811. * behavior
  812. *
  813. * Usage: External
  814. *
  815. * </ini>
  816. */
  817. #define CFG_DP_GRO \
  818. CFG_INI_UINT("GROEnable", \
  819. WLAN_CFG_GRO_ENABLE_MIN, \
  820. WLAN_CFG_GRO_ENABLE_MAX, \
  821. WLAN_CFG_GRO_ENABLE_DEFAULT, \
  822. CFG_VALUE_OR_DEFAULT, "DP GRO Enable")
  823. #define WLAN_CFG_TC_INGRESS_PRIO_MIN 0
  824. #define WLAN_CFG_TC_INGRESS_PRIO_MAX 0xFFFF
  825. #define WLAN_CFG_TC_INGRESS_PRIO_DEFAULT 0
  826. #define CFG_DP_TC_INGRESS_PRIO \
  827. CFG_INI_UINT("tc_ingress_prio", \
  828. WLAN_CFG_TC_INGRESS_PRIO_MIN, \
  829. WLAN_CFG_TC_INGRESS_PRIO_MAX, \
  830. WLAN_CFG_TC_INGRESS_PRIO_DEFAULT, \
  831. CFG_VALUE_OR_DEFAULT, "DP tc ingress prio")
  832. #define CFG_DP_OL_TX_CSUM \
  833. CFG_INI_BOOL("dp_offload_tx_csum_support", false, \
  834. "DP tx csum Enable")
  835. #define CFG_DP_OL_RX_CSUM \
  836. CFG_INI_BOOL("dp_offload_rx_csum_support", false, \
  837. "DP rx csum Enable")
  838. #define CFG_DP_RAWMODE \
  839. CFG_INI_BOOL("dp_rawmode_support", false, \
  840. "DP rawmode Enable")
  841. #define CFG_DP_PEER_FLOW_CTRL \
  842. CFG_INI_BOOL("dp_peer_flow_control_support", false, \
  843. "DP peer flow ctrl Enable")
  844. #define CFG_DP_NAPI \
  845. CFG_INI_BOOL("dp_napi_enabled", PLATFORM_VALUE(true, false), \
  846. "DP Napi Enabled")
  847. /*
  848. * <ini>
  849. * gEnableP2pIpTcpUdpChecksumOffload - Enable checksum offload for P2P mode
  850. * @Min: 0
  851. * @Max: 1
  852. * @Default: 1
  853. *
  854. * This ini entry is used to enable/disable TX checksum(UDP/TCP) for P2P modes.
  855. * This includes P2P device mode, P2P client mode and P2P GO mode.
  856. * The feature is enabled by default. To disable TX checksum for P2P, add the
  857. * following entry in ini file:
  858. * gEnableP2pIpTcpUdpChecksumOffload=0
  859. *
  860. * Usage: External
  861. *
  862. * </ini>
  863. */
  864. #define CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD \
  865. CFG_INI_BOOL("gEnableP2pIpTcpUdpChecksumOffload", true, \
  866. "DP TCP UDP Checksum Offload for P2P mode (device/cli/go)")
  867. /*
  868. * <ini>
  869. * gEnableNanIpTcpUdpChecksumOffload - Enable checksum offload for NAN mode
  870. * @Min: 0
  871. * @Max: 1
  872. * @Default: 1
  873. *
  874. * Usage: External
  875. *
  876. * </ini>
  877. */
  878. #define CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD \
  879. CFG_INI_BOOL("gEnableNanIpTcpUdpChecksumOffload", true, \
  880. "DP TCP UDP Checksum Offload for NAN mode")
  881. /*
  882. * <ini>
  883. * gEnableIpTcpUdpChecksumOffload - Enable checksum offload
  884. * @Min: 0
  885. * @Max: 1
  886. * @Default: 1
  887. *
  888. * Usage: External
  889. *
  890. * </ini>
  891. */
  892. #define CFG_DP_TCP_UDP_CKSUM_OFFLOAD \
  893. CFG_INI_BOOL("gEnableIpTcpUdpChecksumOffload", true, \
  894. "DP TCP UDP Checksum Offload")
  895. #define CFG_DP_DEFRAG_TIMEOUT_CHECK \
  896. CFG_INI_BOOL("dp_defrag_timeout_check", true, \
  897. "DP Defrag Timeout Check")
  898. #define CFG_DP_WBM_RELEASE_RING \
  899. CFG_INI_UINT("dp_wbm_release_ring", \
  900. WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN, \
  901. WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX, \
  902. WLAN_CFG_WBM_RELEASE_RING_SIZE, \
  903. CFG_VALUE_OR_DEFAULT, "DP WBM Release Ring")
  904. #define CFG_DP_TCL_CMD_CREDIT_RING \
  905. CFG_INI_UINT("dp_tcl_cmd_credit_ring", \
  906. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN, \
  907. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX, \
  908. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE, \
  909. CFG_VALUE_OR_DEFAULT, "DP TCL Cmd_Credit ring")
  910. #define CFG_DP_TCL_STATUS_RING \
  911. CFG_INI_UINT("dp_tcl_status_ring",\
  912. WLAN_CFG_TCL_STATUS_RING_SIZE_MIN, \
  913. WLAN_CFG_TCL_STATUS_RING_SIZE_MAX, \
  914. WLAN_CFG_TCL_STATUS_RING_SIZE, \
  915. CFG_VALUE_OR_DEFAULT, "DP TCL status ring")
  916. #define CFG_DP_REO_REINJECT_RING \
  917. CFG_INI_UINT("dp_reo_reinject_ring", \
  918. WLAN_CFG_REO_REINJECT_RING_SIZE_MIN, \
  919. WLAN_CFG_REO_REINJECT_RING_SIZE_MAX, \
  920. WLAN_CFG_REO_REINJECT_RING_SIZE, \
  921. CFG_VALUE_OR_DEFAULT, "DP REO reinject ring")
  922. #define CFG_DP_RX_RELEASE_RING \
  923. CFG_INI_UINT("dp_rx_release_ring", \
  924. WLAN_CFG_RX_RELEASE_RING_SIZE_MIN, \
  925. WLAN_CFG_RX_RELEASE_RING_SIZE_MAX, \
  926. WLAN_CFG_RX_RELEASE_RING_SIZE, \
  927. CFG_VALUE_OR_DEFAULT, "DP Rx release ring")
  928. #define CFG_DP_RX_DESTINATION_RING \
  929. CFG_INI_UINT("dp_reo_dst_ring", \
  930. WLAN_CFG_REO_DST_RING_SIZE_MIN, \
  931. WLAN_CFG_REO_DST_RING_SIZE_MAX, \
  932. WLAN_CFG_REO_DST_RING_SIZE, \
  933. CFG_VALUE_OR_DEFAULT, "DP REO destination ring")
  934. #define CFG_DP_REO_EXCEPTION_RING \
  935. CFG_INI_UINT("dp_reo_exception_ring", \
  936. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN, \
  937. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX, \
  938. WLAN_CFG_REO_EXCEPTION_RING_SIZE, \
  939. CFG_VALUE_OR_DEFAULT, "DP REO exception ring")
  940. #define CFG_DP_REO_CMD_RING \
  941. CFG_INI_UINT("dp_reo_cmd_ring", \
  942. WLAN_CFG_REO_CMD_RING_SIZE_MIN, \
  943. WLAN_CFG_REO_CMD_RING_SIZE_MAX, \
  944. WLAN_CFG_REO_CMD_RING_SIZE, \
  945. CFG_VALUE_OR_DEFAULT, "DP REO command ring")
  946. #define CFG_DP_REO_STATUS_RING \
  947. CFG_INI_UINT("dp_reo_status_ring", \
  948. WLAN_CFG_REO_STATUS_RING_SIZE_MIN, \
  949. WLAN_CFG_REO_STATUS_RING_SIZE_MAX, \
  950. WLAN_CFG_REO_STATUS_RING_SIZE, \
  951. CFG_VALUE_OR_DEFAULT, "DP REO status ring")
  952. #define CFG_DP_RXDMA_BUF_RING \
  953. CFG_INI_UINT("dp_rxdma_buf_ring", \
  954. WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN, \
  955. WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX, \
  956. WLAN_CFG_RXDMA_BUF_RING_SIZE, \
  957. CFG_VALUE_OR_DEFAULT, "DP RXDMA buffer ring")
  958. #define CFG_DP_RXDMA_REFILL_RING \
  959. CFG_INI_UINT("dp_rxdma_refill_ring", \
  960. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN, \
  961. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX, \
  962. WLAN_CFG_RXDMA_REFILL_RING_SIZE, \
  963. CFG_VALUE_OR_DEFAULT, "DP RXDMA refilll ring")
  964. #define CFG_DP_RXDMA_REFILL_LT_DISABLE \
  965. CFG_INI_BOOL("dp_disable_rx_buf_low_threshold", false, \
  966. "Disable Low threshold interrupts for Rx Refill ring")
  967. #define CFG_DP_TX_DESC_LIMIT_0 \
  968. CFG_INI_UINT("dp_tx_desc_limit_0", \
  969. WLAN_CFG_TX_DESC_LIMIT_0_MIN, \
  970. WLAN_CFG_TX_DESC_LIMIT_0_MAX, \
  971. WLAN_CFG_TX_DESC_LIMIT_0, \
  972. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 0")
  973. #define CFG_DP_TX_DESC_LIMIT_1 \
  974. CFG_INI_UINT("dp_tx_desc_limit_1", \
  975. WLAN_CFG_TX_DESC_LIMIT_1_MIN, \
  976. WLAN_CFG_TX_DESC_LIMIT_1_MAX, \
  977. WLAN_CFG_TX_DESC_LIMIT_1, \
  978. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 1")
  979. #define CFG_DP_TX_DESC_LIMIT_2 \
  980. CFG_INI_UINT("dp_tx_desc_limit_2", \
  981. WLAN_CFG_TX_DESC_LIMIT_2_MIN, \
  982. WLAN_CFG_TX_DESC_LIMIT_2_MAX, \
  983. WLAN_CFG_TX_DESC_LIMIT_2, \
  984. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 2")
  985. #define CFG_DP_TX_DEVICE_LIMIT \
  986. CFG_INI_UINT("dp_tx_device_limit", \
  987. WLAN_CFG_TX_DEVICE_LIMIT_MIN, \
  988. WLAN_CFG_TX_DEVICE_LIMIT_MAX, \
  989. WLAN_CFG_TX_DEVICE_LIMIT, \
  990. CFG_VALUE_OR_DEFAULT, "DP TX DEVICE limit")
  991. #define CFG_DP_TX_SW_INTERNODE_QUEUE \
  992. CFG_INI_UINT("dp_tx_sw_internode_queue", \
  993. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN, \
  994. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX, \
  995. WLAN_CFG_TX_SW_INTERNODE_QUEUE, \
  996. CFG_VALUE_OR_DEFAULT, "DP TX SW internode queue")
  997. #define CFG_DP_RXDMA_MONITOR_BUF_RING \
  998. CFG_INI_UINT("dp_rxdma_monitor_buf_ring", \
  999. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN, \
  1000. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX, \
  1001. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE, \
  1002. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor buffer ring")
  1003. #define CFG_DP_TX_MONITOR_BUF_RING \
  1004. CFG_INI_UINT("dp_tx_monitor_buf_ring", \
  1005. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN, \
  1006. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX, \
  1007. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE, \
  1008. CFG_VALUE_OR_DEFAULT, "DP TX monitor buffer ring")
  1009. #define CFG_DP_RXDMA_MONITOR_DST_RING \
  1010. CFG_INI_UINT("dp_rxdma_monitor_dst_ring", \
  1011. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN, \
  1012. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX, \
  1013. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE, \
  1014. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  1015. #define CFG_DP_TX_MONITOR_DST_RING \
  1016. CFG_INI_UINT("dp_tx_monitor_dst_ring", \
  1017. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN, \
  1018. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX, \
  1019. WLAN_CFG_TX_MONITOR_DST_RING_SIZE, \
  1020. CFG_VALUE_OR_DEFAULT, "DP TX monitor destination ring")
  1021. #define CFG_DP_RXDMA_MONITOR_STATUS_RING \
  1022. CFG_INI_UINT("dp_rxdma_monitor_status_ring", \
  1023. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN, \
  1024. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX, \
  1025. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE, \
  1026. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor status ring")
  1027. #define CFG_DP_RXDMA_MONITOR_DESC_RING \
  1028. CFG_INI_UINT("dp_rxdma_monitor_desc_ring", \
  1029. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN, \
  1030. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX, \
  1031. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE, \
  1032. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  1033. #define CFG_DP_RXDMA_ERR_DST_RING \
  1034. CFG_INI_UINT("dp_rxdma_err_dst_ring", \
  1035. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN, \
  1036. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX, \
  1037. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE, \
  1038. CFG_VALUE_OR_DEFAULT, "RXDMA err destination ring")
  1039. #define CFG_DP_PER_PKT_LOGGING \
  1040. CFG_INI_UINT("enable_verbose_debug", \
  1041. 0, 0xffff, 0, \
  1042. CFG_VALUE_OR_DEFAULT, "Enable excessive per packet logging")
  1043. #define CFG_DP_TX_FLOW_START_QUEUE_OFFSET \
  1044. CFG_INI_UINT("TxFlowStartQueueOffset", \
  1045. 0, 30, WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET, \
  1046. CFG_VALUE_OR_DEFAULT, "Start queue offset")
  1047. #define CFG_DP_TX_FLOW_STOP_QUEUE_TH \
  1048. CFG_INI_UINT("TxFlowStopQueueThreshold", \
  1049. 0, 50, 15, \
  1050. CFG_VALUE_OR_DEFAULT, "Stop queue Threshold")
  1051. #define CFG_DP_IPA_UC_TX_BUF_SIZE \
  1052. CFG_INI_UINT("IpaUcTxBufSize", \
  1053. 0, 4096, WLAN_CFG_IPA_UC_TX_BUF_SIZE, \
  1054. CFG_VALUE_OR_DEFAULT, "IPA tx buffer size")
  1055. #define CFG_DP_IPA_UC_TX_PARTITION_BASE \
  1056. CFG_INI_UINT("IpaUcTxPartitionBase", \
  1057. 0, 9000, WLAN_CFG_IPA_UC_TX_PARTITION_BASE, \
  1058. CFG_VALUE_OR_DEFAULT, "IPA tx partition base")
  1059. #define CFG_DP_IPA_UC_RX_IND_RING_COUNT \
  1060. CFG_INI_UINT("IpaUcRxIndRingCount", \
  1061. 0, 2048, WLAN_CFG_IPA_UC_RX_IND_RING_COUNT, \
  1062. CFG_VALUE_OR_DEFAULT, "IPA rx indication ring count")
  1063. #define CFG_DP_AP_STA_SECURITY_SEPERATION \
  1064. CFG_INI_BOOL("gDisableIntraBssFwd", \
  1065. false, "Disable intrs BSS Rx packets")
  1066. #define CFG_DP_ENABLE_DATA_STALL_DETECTION \
  1067. CFG_INI_UINT("gEnableDataStallDetection", \
  1068. 0, 0xFFFFFFFF, 0x1, \
  1069. CFG_VALUE_OR_DEFAULT, "Enable/Disable Data stall detection")
  1070. #define CFG_DP_RX_SW_DESC_WEIGHT \
  1071. CFG_INI_UINT("dp_rx_sw_desc_weight", \
  1072. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN, \
  1073. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX, \
  1074. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE, \
  1075. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC weight")
  1076. #define CFG_DP_RX_SW_DESC_NUM \
  1077. CFG_INI_UINT("dp_rx_sw_desc_num", \
  1078. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN, \
  1079. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX, \
  1080. WLAN_CFG_RX_SW_DESC_NUM_SIZE, \
  1081. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC num")
  1082. #define CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE \
  1083. CFG_INI_UINT("dp_rx_flow_search_table_size", \
  1084. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN, \
  1085. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX, \
  1086. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT, \
  1087. CFG_VALUE_OR_DEFAULT, \
  1088. "DP Rx Flow Search Table Size in number of entries")
  1089. #define CFG_DP_RX_FLOW_TAG_ENABLE \
  1090. CFG_INI_BOOL("dp_rx_flow_tag_enable", false, \
  1091. "Enable/Disable DP Rx Flow Tag")
  1092. #define CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV \
  1093. CFG_INI_BOOL("dp_rx_per_pdev_flow_search", false, \
  1094. "DP Rx Flow Search Table Is Per PDev")
  1095. #define CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE \
  1096. CFG_INI_BOOL("dp_rx_monitor_protocol_flow_tag_enable", true, \
  1097. "Enable/Disable Rx Protocol & Flow tags in Monitor mode")
  1098. #define CFG_DP_TX_PER_PKT_VDEV_ID_CHECK \
  1099. CFG_INI_BOOL("dp_tx_allow_per_pkt_vdev_id_check", false, \
  1100. "Enable/Disable tx Per Pkt vdev id check")
  1101. #define CFG_DP_HANDLE_INVALID_DECAP_TYPE_DISABLE \
  1102. CFG_INI_BOOL("dp_handle_invalid_decap_type_disable", false, \
  1103. "Enable/Disable DP TLV out of order WAR")
  1104. #define CFG_DP_TXMON_SW_PEER_FILTERING \
  1105. CFG_INI_BOOL("tx_litemon_sw_peer_filtering", false, \
  1106. "Enable SW based tx monitor peer fitlering")
  1107. /*
  1108. * <ini>
  1109. * dp_rx_fisa_enable - Control Rx datapath FISA
  1110. * @Min: 0
  1111. * @Max: 1
  1112. * @Default: 1
  1113. *
  1114. * This ini is used to enable DP Rx FISA feature
  1115. *
  1116. * Related: dp_rx_flow_search_table_size
  1117. *
  1118. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1119. *
  1120. * Usage: Internal
  1121. *
  1122. * </ini>
  1123. */
  1124. #define CFG_DP_RX_FISA_ENABLE \
  1125. CFG_INI_BOOL("dp_rx_fisa_enable", true, \
  1126. "Enable/Disable DP Rx FISA")
  1127. /*
  1128. * <ini>
  1129. * dp_rx_fisa_lru_del_enable - Control Rx datapath FISA
  1130. * @Min: 0
  1131. * @Max: 1
  1132. * @Default: 1
  1133. *
  1134. * This ini is used to enable DP Rx FISA lru deletion feature
  1135. *
  1136. * Related: dp_rx_fisa_enable
  1137. *
  1138. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1139. *
  1140. * Usage: Internal
  1141. *
  1142. * </ini>
  1143. */
  1144. #define CFG_DP_RX_FISA_LRU_DEL_ENABLE \
  1145. CFG_INI_BOOL("dp_rx_fisa_lru_del_enable", true, \
  1146. "Enable/Disable DP Rx FISA LRU deletion")
  1147. #define CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD \
  1148. CFG_INI_UINT("mon_drop_thresh", \
  1149. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN, \
  1150. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX, \
  1151. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE, \
  1152. CFG_VALUE_OR_DEFAULT, "RXDMA monitor rx drop threshold")
  1153. #define CFG_DP_PKTLOG_BUFFER_SIZE \
  1154. CFG_INI_UINT("PktlogBufSize", \
  1155. WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE, \
  1156. WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE, \
  1157. WLAN_CFG_PKTLOG_BUFFER_SIZE, \
  1158. CFG_VALUE_OR_DEFAULT, "Packet Log buffer size")
  1159. #define CFG_DP_FULL_MON_MODE \
  1160. CFG_INI_BOOL("full_mon_mode", \
  1161. false, "Full Monitor mode support")
  1162. #define CFG_DP_REO_RINGS_MAP \
  1163. CFG_INI_UINT("dp_reo_rings_map", \
  1164. WLAN_CFG_NUM_REO_RINGS_MAP_MIN, \
  1165. WLAN_CFG_NUM_REO_RINGS_MAP_MAX, \
  1166. WLAN_CFG_NUM_REO_RINGS_MAP, \
  1167. CFG_VALUE_OR_DEFAULT, "REO Destination Rings Mapping")
  1168. #define CFG_DP_RX_RADIO_0_DEFAULT_REO \
  1169. CFG_INI_UINT("dp_rx_radio0_default_reo", \
  1170. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1171. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1172. WLAN_CFG_RADIO_0_DEFAULT_REO, \
  1173. CFG_VALUE_OR_DEFAULT, "Radio0 to REO destination default mapping")
  1174. #define CFG_DP_RX_RADIO_1_DEFAULT_REO \
  1175. CFG_INI_UINT("dp_rx_radio1_default_reo", \
  1176. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1177. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1178. WLAN_CFG_RADIO_1_DEFAULT_REO, \
  1179. CFG_VALUE_OR_DEFAULT, "Radio1 to REO destination default mapping")
  1180. #define CFG_DP_RX_RADIO_2_DEFAULT_REO \
  1181. CFG_INI_UINT("dp_rx_radio2_default_reo", \
  1182. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1183. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1184. WLAN_CFG_RADIO_2_DEFAULT_REO, \
  1185. CFG_VALUE_OR_DEFAULT, "Radio2 to REO destination default mapping")
  1186. #define CFG_DP_PEER_EXT_STATS \
  1187. CFG_INI_BOOL("peer_ext_stats", \
  1188. false, "Peer extended stats")
  1189. #define CFG_DP_PEER_JITTER_STATS \
  1190. CFG_INI_BOOL("peer_jitter_stats", \
  1191. false, "Peer Jitter stats")
  1192. #define CFG_DP_NAPI_SCALE_FACTOR \
  1193. CFG_INI_UINT("dp_napi_scale_factor", \
  1194. WLAN_CFG_DP_NAPI_SCALE_FACTOR_MIN, \
  1195. WLAN_CFG_DP_NAPI_SCALE_FACTOR_MAX, \
  1196. WLAN_CFG_DP_NAPI_SCALE_FACTOR, \
  1197. CFG_VALUE_OR_DEFAULT, "NAPI scale factor for DP")
  1198. /*
  1199. * <ini>
  1200. * legacy_mode_csum_disable - Disable csum offload for legacy 802.11abg modes
  1201. * @Min: 0
  1202. * @Max: 1
  1203. * @Default: Default value indicating if checksum should be disabled for
  1204. * legacy WLAN modes
  1205. *
  1206. * This ini is used to disable HW checksum offload capability for legacy
  1207. * connections
  1208. *
  1209. * Related: gEnableIpTcpUdpChecksumOffload should be enabled
  1210. *
  1211. * Usage: Internal
  1212. *
  1213. * </ini>
  1214. */
  1215. #ifndef DP_LEGACY_MODE_CSM_DEFAULT_DISABLE
  1216. #define DP_LEGACY_MODE_CSM_DEFAULT_DISABLE 1
  1217. #endif
  1218. #define CFG_DP_LEGACY_MODE_CSUM_DISABLE \
  1219. CFG_INI_BOOL("legacy_mode_csum_disable", \
  1220. DP_LEGACY_MODE_CSM_DEFAULT_DISABLE, \
  1221. "Enable/Disable legacy mode checksum")
  1222. #define CFG_DP_RX_BUFF_POOL_ENABLE \
  1223. CFG_INI_BOOL("dp_rx_buff_prealloc_pool", false, \
  1224. "Enable/Disable DP RX emergency buffer pool support")
  1225. #define CFG_DP_RX_REFILL_BUFF_POOL_ENABLE \
  1226. CFG_INI_BOOL("dp_rx_refill_buff_pool", false, \
  1227. "Enable/Disable DP RX refill buffer pool support")
  1228. #define CFG_DP_POLL_MODE_ENABLE \
  1229. CFG_INI_BOOL("dp_poll_mode_enable", false, \
  1230. "Enable/Disable Polling mode for data path")
  1231. #define CFG_DP_RX_FST_IN_CMEM \
  1232. CFG_INI_BOOL("dp_rx_fst_in_cmem", false, \
  1233. "Enable/Disable flow search table in CMEM")
  1234. /*
  1235. * <ini>
  1236. * gEnableSWLM - Control DP Software latency manager
  1237. * @Min: 0
  1238. * @Max: 1
  1239. * @Default: 0
  1240. *
  1241. * This ini is used to enable DP Software latency Manager
  1242. *
  1243. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1244. *
  1245. * Usage: Internal
  1246. *
  1247. * </ini>
  1248. */
  1249. #define CFG_DP_SWLM_ENABLE \
  1250. CFG_INI_BOOL("gEnableSWLM", false, \
  1251. "Enable/Disable DP SWLM")
  1252. /*
  1253. * <ini>
  1254. * wow_check_rx_pending_enable - control to check RX frames pending in Wow
  1255. * @Min: 0
  1256. * @Max: 1
  1257. * @Default: 0
  1258. *
  1259. * This ini is used to control DP Software to perform RX pending check
  1260. * before entering WoW mode
  1261. *
  1262. * Usage: Internal
  1263. *
  1264. * </ini>
  1265. */
  1266. #define CFG_DP_WOW_CHECK_RX_PENDING \
  1267. CFG_INI_BOOL("wow_check_rx_pending_enable", \
  1268. false, \
  1269. "enable rx frame pending check in WoW mode")
  1270. #define CFG_DP_DELAY_MON_REPLENISH \
  1271. CFG_INI_BOOL("delay_mon_replenish", \
  1272. true, "Delay Monitor Replenish")
  1273. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  1274. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN 500
  1275. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX 2000
  1276. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER 500
  1277. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG \
  1278. CFG_INI_BOOL("vdev_stats_hw_offload_config", \
  1279. false, "Offload vdev stats to HW")
  1280. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER \
  1281. CFG_INI_UINT("vdev_stats_hw_offload_timer", \
  1282. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN, \
  1283. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX, \
  1284. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER, \
  1285. CFG_VALUE_OR_DEFAULT, \
  1286. "vdev stats hw offload timer duration")
  1287. #define CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1288. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG) \
  1289. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER)
  1290. #else
  1291. #define CFG_DP_VDEV_STATS_HW_OFFLOAD
  1292. #endif
  1293. /*
  1294. * <ini>
  1295. * ghw_cc_enable - enable HW cookie conversion by register
  1296. * @Min: 0
  1297. * @Max: 1
  1298. * @Default: 1
  1299. *
  1300. * This ini is used to control HW based 20 bits cookie to 64 bits
  1301. * Desc virtual address conversion
  1302. *
  1303. * Usage: Internal
  1304. *
  1305. * </ini>
  1306. */
  1307. #define CFG_DP_HW_CC_ENABLE \
  1308. CFG_INI_BOOL("ghw_cc_enable", \
  1309. true, "Enable/Disable HW cookie conversion")
  1310. #ifdef IPA_OFFLOAD
  1311. /*
  1312. * <ini>
  1313. * dp_ipa_tx_ring_size - Set tcl ring size for IPA
  1314. * @Min: 1024
  1315. * @Max: 8096
  1316. * @Default: 1024
  1317. *
  1318. * This ini sets the tcl ring size for IPA
  1319. *
  1320. * Related: N/A
  1321. *
  1322. * Supported Feature: IPA
  1323. *
  1324. * Usage: Internal
  1325. *
  1326. * </ini>
  1327. */
  1328. #define CFG_DP_IPA_TX_RING_SIZE \
  1329. CFG_INI_UINT("dp_ipa_tx_ring_size", \
  1330. WLAN_CFG_IPA_TX_RING_SIZE_MIN, \
  1331. WLAN_CFG_IPA_TX_RING_SIZE_MAX, \
  1332. WLAN_CFG_IPA_TX_RING_SIZE, \
  1333. CFG_VALUE_OR_DEFAULT, "IPA TCL ring size")
  1334. /*
  1335. * <ini>
  1336. * dp_ipa_tx_comp_ring_size - Set tx comp ring size for IPA
  1337. * @Min: 1024
  1338. * @Max: 8096
  1339. * @Default: 1024
  1340. *
  1341. * This ini sets the tx comp ring size for IPA
  1342. *
  1343. * Related: N/A
  1344. *
  1345. * Supported Feature: IPA
  1346. *
  1347. * Usage: Internal
  1348. *
  1349. * </ini>
  1350. */
  1351. #define CFG_DP_IPA_TX_COMP_RING_SIZE \
  1352. CFG_INI_UINT("dp_ipa_tx_comp_ring_size", \
  1353. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN, \
  1354. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX, \
  1355. WLAN_CFG_IPA_TX_COMP_RING_SIZE, \
  1356. CFG_VALUE_OR_DEFAULT, "IPA tx comp ring size")
  1357. #ifdef IPA_WDI3_TX_TWO_PIPES
  1358. /*
  1359. * <ini>
  1360. * dp_ipa_tx_alt_ring_size - Set alt tcl ring size for IPA
  1361. * @Min: 1024
  1362. * @Max: 8096
  1363. * @Default: 1024
  1364. *
  1365. * This ini sets the alt tcl ring size for IPA
  1366. *
  1367. * Related: N/A
  1368. *
  1369. * Supported Feature: IPA
  1370. *
  1371. * Usage: Internal
  1372. *
  1373. * </ini>
  1374. */
  1375. #define CFG_DP_IPA_TX_ALT_RING_SIZE \
  1376. CFG_INI_UINT("dp_ipa_tx_alt_ring_size", \
  1377. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN, \
  1378. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX, \
  1379. WLAN_CFG_IPA_TX_ALT_RING_SIZE, \
  1380. CFG_VALUE_OR_DEFAULT, \
  1381. "DP IPA TX Alternative Ring Size")
  1382. /*
  1383. * <ini>
  1384. * dp_ipa_tx_alt_comp_ring_size - Set tx alt comp ring size for IPA
  1385. * @Min: 1024
  1386. * @Max: 8096
  1387. * @Default: 1024
  1388. *
  1389. * This ini sets the tx alt comp ring size for IPA
  1390. *
  1391. * Related: N/A
  1392. *
  1393. * Supported Feature: IPA
  1394. *
  1395. * Usage: Internal
  1396. *
  1397. * </ini>
  1398. */
  1399. #define CFG_DP_IPA_TX_ALT_COMP_RING_SIZE \
  1400. CFG_INI_UINT("dp_ipa_tx_alt_comp_ring_size", \
  1401. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN, \
  1402. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX, \
  1403. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE, \
  1404. CFG_VALUE_OR_DEFAULT, \
  1405. "DP IPA TX Alternative Completion Ring Size")
  1406. #define CFG_DP_IPA_TX_ALT_RING_CFG \
  1407. CFG(CFG_DP_IPA_TX_ALT_RING_SIZE) \
  1408. CFG(CFG_DP_IPA_TX_ALT_COMP_RING_SIZE)
  1409. #else
  1410. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1411. #endif
  1412. #define CFG_DP_IPA_TX_RING_CFG \
  1413. CFG(CFG_DP_IPA_TX_RING_SIZE) \
  1414. CFG(CFG_DP_IPA_TX_COMP_RING_SIZE)
  1415. #else
  1416. #define CFG_DP_IPA_TX_RING_CFG
  1417. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1418. #endif
  1419. #ifdef WLAN_SUPPORT_PPEDS
  1420. #define WLAN_CFG_NUM_PPEDS_TX_DESC_MIN 16
  1421. #define WLAN_CFG_NUM_PPEDS_TX_DESC_MAX 0x8000
  1422. #define WLAN_CFG_NUM_PPEDS_TX_DESC 0x8000
  1423. #define WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI_MIN 8
  1424. #define WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI_MAX 256
  1425. #define WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI 64
  1426. #define CFG_DP_PPEDS_TX_DESC \
  1427. CFG_INI_UINT("dp_ppeds_tx_desc", \
  1428. WLAN_CFG_NUM_PPEDS_TX_DESC_MIN, \
  1429. WLAN_CFG_NUM_PPEDS_TX_DESC_MAX, \
  1430. WLAN_CFG_NUM_PPEDS_TX_DESC, \
  1431. CFG_VALUE_OR_DEFAULT, "DP PPEDS Tx Descriptors")
  1432. #define CFG_DP_PPEDS_TX_CMP_NAPI_BUDGET \
  1433. CFG_INI_UINT("dp_ppeds_tx_cmp_napi_budget", \
  1434. WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI_MIN, \
  1435. WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI_MAX, \
  1436. WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI, \
  1437. CFG_VALUE_OR_DEFAULT, "DP PPEDS Tx Comp handler napi budget")
  1438. #define CFG_DP_PPEDS_ENABLE \
  1439. CFG_INI_BOOL("ppe_ds_enable", true, \
  1440. "DP ppe enable flag")
  1441. #define CFG_DP_REO2PPE_RING \
  1442. CFG_INI_UINT("dp_reo2ppe_ring", \
  1443. WLAN_CFG_REO2PPE_RING_SIZE_MIN, \
  1444. WLAN_CFG_REO2PPE_RING_SIZE_MAX, \
  1445. WLAN_CFG_REO2PPE_RING_SIZE, \
  1446. CFG_VALUE_OR_DEFAULT, "DP REO2PPE ring")
  1447. #define CFG_DP_PPE2TCL_RING \
  1448. CFG_INI_UINT("dp_ppe2tcl_ring", \
  1449. WLAN_CFG_PPE2TCL_RING_SIZE_MIN, \
  1450. WLAN_CFG_PPE2TCL_RING_SIZE_MAX, \
  1451. WLAN_CFG_PPE2TCL_RING_SIZE, \
  1452. CFG_VALUE_OR_DEFAULT, "DP PPE2TCL rings")
  1453. #define CFG_DP_PPEDS_CONFIG \
  1454. CFG(CFG_DP_PPEDS_TX_CMP_NAPI_BUDGET) \
  1455. CFG(CFG_DP_PPEDS_TX_DESC) \
  1456. CFG(CFG_DP_PPEDS_ENABLE) \
  1457. CFG(CFG_DP_REO2PPE_RING) \
  1458. CFG(CFG_DP_PPE2TCL_RING)
  1459. #else
  1460. #define CFG_DP_PPEDS_CONFIG
  1461. #define WLAN_CFG_NUM_PPEDS_TX_DESC_MAX 0
  1462. #endif
  1463. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  1464. /*
  1465. * <ini>
  1466. * dp_chip0_rx_ring_map - Set Rx ring map for CHIP 0
  1467. * @Min: 0x0
  1468. * @Max: 0xFF
  1469. * @Default: 0xF
  1470. *
  1471. * This ini sets Rx ring map for CHIP 0
  1472. *
  1473. * Usage: Internal
  1474. *
  1475. * </ini>
  1476. */
  1477. #define CFG_DP_MLO_RX_RING_MAP \
  1478. CFG_INI_UINT("dp_mlo_reo_rings_map", \
  1479. WLAN_CFG_MLO_RX_RING_MAP_MIN, \
  1480. WLAN_CFG_MLO_RX_RING_MAP_MAX, \
  1481. WLAN_CFG_MLO_RX_RING_MAP, \
  1482. CFG_VALUE_OR_DEFAULT, "DP MLO Rx ring map")
  1483. #define CFG_DP_MLO_CONFIG \
  1484. CFG(CFG_DP_MLO_RX_RING_MAP)
  1485. #else
  1486. #define CFG_DP_MLO_CONFIG
  1487. #endif
  1488. /*
  1489. * <ini>
  1490. * dp_mpdu_retry_threshold_1 - threshold to increment mpdu success with retries
  1491. * @Min: 0
  1492. * @Max: 255
  1493. * @Default: 0
  1494. *
  1495. * This ini entry is used to set first threshold to increment the value of
  1496. * mpdu_success_with_retries
  1497. *
  1498. * Usage: Internal
  1499. *
  1500. * </ini>
  1501. */
  1502. #define CFG_DP_MPDU_RETRY_THRESHOLD_1 \
  1503. CFG_INI_UINT("dp_mpdu_retry_threshold_1", \
  1504. CFG_DP_MPDU_RETRY_THRESHOLD_MIN, \
  1505. CFG_DP_MPDU_RETRY_THRESHOLD_MAX, \
  1506. CFG_DP_MPDU_RETRY_THRESHOLD, \
  1507. CFG_VALUE_OR_DEFAULT, "DP mpdu retry threshold 1")
  1508. /*
  1509. * <ini>
  1510. * dp_mpdu_retry_threshold_2 - threshold to increment mpdu success with retries
  1511. * @Min: 0
  1512. * @Max: 255
  1513. * @Default: 0
  1514. *
  1515. * This ini entry is used to set second threshold to increment the value of
  1516. * mpdu_success_with_retries
  1517. *
  1518. * Usage: Internal
  1519. *
  1520. * </ini>
  1521. */
  1522. #define CFG_DP_MPDU_RETRY_THRESHOLD_2 \
  1523. CFG_INI_UINT("dp_mpdu_retry_threshold_2", \
  1524. CFG_DP_MPDU_RETRY_THRESHOLD_MIN, \
  1525. CFG_DP_MPDU_RETRY_THRESHOLD_MAX, \
  1526. CFG_DP_MPDU_RETRY_THRESHOLD, \
  1527. CFG_VALUE_OR_DEFAULT, "DP mpdu retry threshold 2")
  1528. #ifdef QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES
  1529. /* Macro enabling support marking of notify frames by host */
  1530. #define DP_MARK_NOTIFY_FRAME_SUPPORT 1
  1531. #else
  1532. #define DP_MARK_NOTIFY_FRAME_SUPPORT 0
  1533. #endif /* QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES */
  1534. /*
  1535. * <ini>
  1536. * Host DP AST entries database - Enable/Disable
  1537. *
  1538. * @Default: 0
  1539. *
  1540. * This ini enables/disables AST entries database on host
  1541. *
  1542. * Usage: Internal
  1543. *
  1544. * </ini>
  1545. */
  1546. #define CFG_DP_HOST_AST_DB_ENABLE \
  1547. CFG_INI_BOOL("host_ast_db_enable", false, \
  1548. "Host AST entries database Enable/Disable")
  1549. #define CFG_DP \
  1550. CFG(CFG_DP_HTT_PACKET_TYPE) \
  1551. CFG(CFG_DP_INT_BATCH_THRESHOLD_OTHER) \
  1552. CFG(CFG_DP_INT_BATCH_THRESHOLD_PPE2TCL) \
  1553. CFG(CFG_DP_INT_BATCH_THRESHOLD_RX) \
  1554. CFG(CFG_DP_INT_BATCH_THRESHOLD_TX) \
  1555. CFG(CFG_DP_INT_TIMER_THRESHOLD_PPE2TCL) \
  1556. CFG(CFG_DP_INT_TIMER_THRESHOLD_OTHER) \
  1557. CFG(CFG_DP_INT_TIMER_THRESHOLD_RX) \
  1558. CFG(CFG_DP_INT_TIMER_THRESHOLD_TX) \
  1559. CFG(CFG_DP_MAX_ALLOC_SIZE) \
  1560. CFG(CFG_DP_MAX_CLIENTS) \
  1561. CFG(CFG_DP_MAX_PEER_ID) \
  1562. CFG(CFG_DP_REO_DEST_RINGS) \
  1563. CFG(CFG_DP_TX_COMP_RINGS) \
  1564. CFG(CFG_DP_TCL_DATA_RINGS) \
  1565. CFG(CFG_DP_NSS_REO_DEST_RINGS) \
  1566. CFG(CFG_DP_NSS_TCL_DATA_RINGS) \
  1567. CFG(CFG_DP_TX_DESC) \
  1568. CFG(CFG_DP_TX_EXT_DESC) \
  1569. CFG(CFG_DP_TX_EXT_DESC_POOLS) \
  1570. CFG(CFG_DP_PDEV_RX_RING) \
  1571. CFG(CFG_DP_PDEV_TX_RING) \
  1572. CFG(CFG_DP_RX_DEFRAG_TIMEOUT) \
  1573. CFG(CFG_DP_TX_COMPL_RING_SIZE) \
  1574. CFG(CFG_DP_TX_RING_SIZE) \
  1575. CFG(CFG_DP_NSS_COMP_RING_SIZE) \
  1576. CFG(CFG_DP_PDEV_LMAC_RING) \
  1577. CFG(CFG_DP_TIME_CONTROL_BP) \
  1578. CFG(CFG_DP_BASE_HW_MAC_ID) \
  1579. CFG(CFG_DP_RX_HASH) \
  1580. CFG(CFG_DP_TSO) \
  1581. CFG(CFG_DP_LRO) \
  1582. CFG(CFG_DP_SG) \
  1583. CFG(CFG_DP_GRO) \
  1584. CFG(CFG_DP_TC_INGRESS_PRIO) \
  1585. CFG(CFG_DP_OL_TX_CSUM) \
  1586. CFG(CFG_DP_OL_RX_CSUM) \
  1587. CFG(CFG_DP_RAWMODE) \
  1588. CFG(CFG_DP_PEER_FLOW_CTRL) \
  1589. CFG(CFG_DP_NAPI) \
  1590. CFG(CFG_DP_TCP_UDP_CKSUM_OFFLOAD) \
  1591. CFG(CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD) \
  1592. CFG(CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD) \
  1593. CFG(CFG_DP_DEFRAG_TIMEOUT_CHECK) \
  1594. CFG(CFG_DP_WBM_RELEASE_RING) \
  1595. CFG(CFG_DP_TCL_CMD_CREDIT_RING) \
  1596. CFG(CFG_DP_TCL_STATUS_RING) \
  1597. CFG(CFG_DP_REO_REINJECT_RING) \
  1598. CFG(CFG_DP_RX_RELEASE_RING) \
  1599. CFG(CFG_DP_REO_EXCEPTION_RING) \
  1600. CFG(CFG_DP_RX_DESTINATION_RING) \
  1601. CFG(CFG_DP_REO_CMD_RING) \
  1602. CFG(CFG_DP_REO_STATUS_RING) \
  1603. CFG(CFG_DP_RXDMA_BUF_RING) \
  1604. CFG(CFG_DP_RXDMA_REFILL_RING) \
  1605. CFG(CFG_DP_RXDMA_REFILL_LT_DISABLE) \
  1606. CFG(CFG_DP_TX_DESC_LIMIT_0) \
  1607. CFG(CFG_DP_TX_DESC_LIMIT_1) \
  1608. CFG(CFG_DP_TX_DESC_LIMIT_2) \
  1609. CFG(CFG_DP_TX_DEVICE_LIMIT) \
  1610. CFG(CFG_DP_TX_SW_INTERNODE_QUEUE) \
  1611. CFG(CFG_DP_RXDMA_MONITOR_BUF_RING) \
  1612. CFG(CFG_DP_RXDMA_MONITOR_DST_RING) \
  1613. CFG(CFG_DP_RXDMA_MONITOR_STATUS_RING) \
  1614. CFG(CFG_DP_RXDMA_MONITOR_DESC_RING) \
  1615. CFG(CFG_DP_RXDMA_ERR_DST_RING) \
  1616. CFG(CFG_DP_PER_PKT_LOGGING) \
  1617. CFG(CFG_DP_TX_FLOW_START_QUEUE_OFFSET) \
  1618. CFG(CFG_DP_TX_FLOW_STOP_QUEUE_TH) \
  1619. CFG(CFG_DP_IPA_UC_TX_BUF_SIZE) \
  1620. CFG(CFG_DP_IPA_UC_TX_PARTITION_BASE) \
  1621. CFG(CFG_DP_IPA_UC_RX_IND_RING_COUNT) \
  1622. CFG(CFG_DP_AP_STA_SECURITY_SEPERATION) \
  1623. CFG(CFG_DP_ENABLE_DATA_STALL_DETECTION) \
  1624. CFG(CFG_DP_RX_SW_DESC_WEIGHT) \
  1625. CFG(CFG_DP_RX_SW_DESC_NUM) \
  1626. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE) \
  1627. CFG(CFG_DP_RX_FLOW_TAG_ENABLE) \
  1628. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV) \
  1629. CFG(CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE) \
  1630. CFG(CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD) \
  1631. CFG(CFG_DP_PKTLOG_BUFFER_SIZE) \
  1632. CFG(CFG_DP_RX_FISA_ENABLE) \
  1633. CFG(CFG_DP_RX_FISA_LRU_DEL_ENABLE) \
  1634. CFG(CFG_DP_FULL_MON_MODE) \
  1635. CFG(CFG_DP_REO_RINGS_MAP) \
  1636. CFG(CFG_DP_PEER_EXT_STATS) \
  1637. CFG(CFG_DP_PEER_JITTER_STATS) \
  1638. CFG(CFG_DP_RX_BUFF_POOL_ENABLE) \
  1639. CFG(CFG_DP_RX_REFILL_BUFF_POOL_ENABLE) \
  1640. CFG(CFG_DP_RX_PENDING_HL_THRESHOLD) \
  1641. CFG(CFG_DP_RX_PENDING_LO_THRESHOLD) \
  1642. CFG(CFG_DP_LEGACY_MODE_CSUM_DISABLE) \
  1643. CFG(CFG_DP_POLL_MODE_ENABLE) \
  1644. CFG(CFG_DP_SWLM_ENABLE) \
  1645. CFG(CFG_DP_TX_PER_PKT_VDEV_ID_CHECK) \
  1646. CFG(CFG_DP_RX_FST_IN_CMEM) \
  1647. CFG(CFG_DP_RX_RADIO_0_DEFAULT_REO) \
  1648. CFG(CFG_DP_RX_RADIO_1_DEFAULT_REO) \
  1649. CFG(CFG_DP_RX_RADIO_2_DEFAULT_REO) \
  1650. CFG(CFG_DP_WOW_CHECK_RX_PENDING) \
  1651. CFG(CFG_DP_HW_CC_ENABLE) \
  1652. CFG(CFG_DP_DELAY_MON_REPLENISH) \
  1653. CFG(CFG_DP_TX_MONITOR_BUF_RING) \
  1654. CFG(CFG_DP_TX_MONITOR_DST_RING) \
  1655. CFG(CFG_DP_MPDU_RETRY_THRESHOLD_1) \
  1656. CFG(CFG_DP_MPDU_RETRY_THRESHOLD_2) \
  1657. CFG_DP_IPA_TX_RING_CFG \
  1658. CFG_DP_PPEDS_CONFIG \
  1659. CFG_DP_IPA_TX_ALT_RING_CFG \
  1660. CFG_DP_MLO_CONFIG \
  1661. CFG_DP_INI_SECTION_PARAMS \
  1662. CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1663. CFG(CFG_DP_TX_CAPT_MAX_MEM_MB) \
  1664. CFG(CFG_DP_NAPI_SCALE_FACTOR) \
  1665. CFG(CFG_DP_HOST_AST_DB_ENABLE) \
  1666. CFG_DP_SAWF_STATS_CONFIG \
  1667. CFG(CFG_DP_HANDLE_INVALID_DECAP_TYPE_DISABLE) \
  1668. CFG(CFG_DP_TXMON_SW_PEER_FILTERING)
  1669. #endif /* _CFG_DP_H_ */