dp_main.c 232 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. #ifndef REMOVE_PKT_LOG
  59. #include <pktlog_ac_api.h>
  60. #include <pktlog_ac.h>
  61. #endif
  62. #endif
  63. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  64. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  65. uint8_t *peer_mac_addr,
  66. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  67. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  68. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  69. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  70. #define DP_INTR_POLL_TIMER_MS 10
  71. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  72. #define DP_MCS_LENGTH (6*MAX_MCS)
  73. #define DP_NSS_LENGTH (6*SS_COUNT)
  74. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  75. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  76. #define DP_MAX_MCS_STRING_LEN 30
  77. #define DP_CURR_FW_STATS_AVAIL 19
  78. #define DP_HTT_DBG_EXT_STATS_MAX 256
  79. #define DP_MAX_SLEEP_TIME 100
  80. #ifdef IPA_OFFLOAD
  81. /* Exclude IPA rings from the interrupt context */
  82. #define TX_RING_MASK_VAL 0xb
  83. #define RX_RING_MASK_VAL 0x7
  84. #else
  85. #define TX_RING_MASK_VAL 0xF
  86. #define RX_RING_MASK_VAL 0xF
  87. #endif
  88. #define STR_MAXLEN 64
  89. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  90. /* PPDU stats mask sent to FW to enable enhanced stats */
  91. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  92. /* PPDU stats mask sent to FW to support debug sniffer feature */
  93. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  94. /* PPDU stats mask sent to FW to support BPR feature*/
  95. #define DP_PPDU_STATS_CFG_BPR 0x2000
  96. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  97. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  98. DP_PPDU_STATS_CFG_ENH_STATS)
  99. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  100. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  101. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  102. #define RNG_ERR "SRNG setup failed for"
  103. /**
  104. * default_dscp_tid_map - Default DSCP-TID mapping
  105. *
  106. * DSCP TID
  107. * 000000 0
  108. * 001000 1
  109. * 010000 2
  110. * 011000 3
  111. * 100000 4
  112. * 101000 5
  113. * 110000 6
  114. * 111000 7
  115. */
  116. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  117. 0, 0, 0, 0, 0, 0, 0, 0,
  118. 1, 1, 1, 1, 1, 1, 1, 1,
  119. 2, 2, 2, 2, 2, 2, 2, 2,
  120. 3, 3, 3, 3, 3, 3, 3, 3,
  121. 4, 4, 4, 4, 4, 4, 4, 4,
  122. 5, 5, 5, 5, 5, 5, 5, 5,
  123. 6, 6, 6, 6, 6, 6, 6, 6,
  124. 7, 7, 7, 7, 7, 7, 7, 7,
  125. };
  126. /*
  127. * struct dp_rate_debug
  128. *
  129. * @mcs_type: print string for a given mcs
  130. * @valid: valid mcs rate?
  131. */
  132. struct dp_rate_debug {
  133. char mcs_type[DP_MAX_MCS_STRING_LEN];
  134. uint8_t valid;
  135. };
  136. #define MCS_VALID 1
  137. #define MCS_INVALID 0
  138. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  139. {
  140. {"OFDM 48 Mbps", MCS_VALID},
  141. {"OFDM 24 Mbps", MCS_VALID},
  142. {"OFDM 12 Mbps", MCS_VALID},
  143. {"OFDM 6 Mbps ", MCS_VALID},
  144. {"OFDM 54 Mbps", MCS_VALID},
  145. {"OFDM 36 Mbps", MCS_VALID},
  146. {"OFDM 18 Mbps", MCS_VALID},
  147. {"OFDM 9 Mbps ", MCS_VALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_VALID},
  153. },
  154. {
  155. {"CCK 11 Mbps Long ", MCS_VALID},
  156. {"CCK 5.5 Mbps Long ", MCS_VALID},
  157. {"CCK 2 Mbps Long ", MCS_VALID},
  158. {"CCK 1 Mbps Long ", MCS_VALID},
  159. {"CCK 11 Mbps Short ", MCS_VALID},
  160. {"CCK 5.5 Mbps Short", MCS_VALID},
  161. {"CCK 2 Mbps Short ", MCS_VALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_VALID},
  168. },
  169. {
  170. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  171. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  172. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  173. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  174. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  175. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  176. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_VALID},
  183. },
  184. {
  185. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  186. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  187. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  188. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  189. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  190. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  191. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  193. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  196. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  197. {"INVALID ", MCS_VALID},
  198. },
  199. {
  200. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  201. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  202. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  203. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  204. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  205. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  206. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  208. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  211. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  212. {"INVALID ", MCS_VALID},
  213. }
  214. };
  215. /**
  216. * @brief Cpu ring map types
  217. */
  218. enum dp_cpu_ring_map_types {
  219. DP_DEFAULT_MAP,
  220. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  221. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  222. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  223. DP_CPU_RING_MAP_MAX
  224. };
  225. /**
  226. * @brief Cpu to tx ring map
  227. */
  228. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  229. {0x0, 0x1, 0x2, 0x0},
  230. {0x1, 0x2, 0x1, 0x2},
  231. {0x0, 0x2, 0x0, 0x2},
  232. {0x2, 0x2, 0x2, 0x2}
  233. };
  234. /**
  235. * @brief Select the type of statistics
  236. */
  237. enum dp_stats_type {
  238. STATS_FW = 0,
  239. STATS_HOST = 1,
  240. STATS_TYPE_MAX = 2,
  241. };
  242. /**
  243. * @brief General Firmware statistics options
  244. *
  245. */
  246. enum dp_fw_stats {
  247. TXRX_FW_STATS_INVALID = -1,
  248. };
  249. /**
  250. * dp_stats_mapping_table - Firmware and Host statistics
  251. * currently supported
  252. */
  253. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  254. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  265. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  272. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  273. /* Last ENUM for HTT FW STATS */
  274. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  275. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  283. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  284. };
  285. /* MCL specific functions */
  286. #ifdef CONFIG_MCL
  287. /**
  288. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  289. * @soc: pointer to dp_soc handle
  290. * @intr_ctx_num: interrupt context number for which mon mask is needed
  291. *
  292. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  293. * This function is returning 0, since in interrupt mode(softirq based RX),
  294. * we donot want to process monitor mode rings in a softirq.
  295. *
  296. * So, in case packet log is enabled for SAP/STA/P2P modes,
  297. * regular interrupt processing will not process monitor mode rings. It would be
  298. * done in a separate timer context.
  299. *
  300. * Return: 0
  301. */
  302. static inline
  303. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  304. {
  305. return 0;
  306. }
  307. /*
  308. * dp_service_mon_rings()- timer to reap monitor rings
  309. * reqd as we are not getting ppdu end interrupts
  310. * @arg: SoC Handle
  311. *
  312. * Return:
  313. *
  314. */
  315. static void dp_service_mon_rings(void *arg)
  316. {
  317. struct dp_soc *soc = (struct dp_soc *)arg;
  318. int ring = 0, work_done, mac_id;
  319. struct dp_pdev *pdev = NULL;
  320. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  321. pdev = soc->pdev_list[ring];
  322. if (!pdev)
  323. continue;
  324. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  325. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  326. pdev->pdev_id);
  327. work_done = dp_mon_process(soc, mac_for_pdev,
  328. QCA_NAPI_BUDGET);
  329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  330. FL("Reaped %d descs from Monitor rings"),
  331. work_done);
  332. }
  333. }
  334. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  335. }
  336. #ifndef REMOVE_PKT_LOG
  337. /**
  338. * dp_pkt_log_init() - API to initialize packet log
  339. * @ppdev: physical device handle
  340. * @scn: HIF context
  341. *
  342. * Return: none
  343. */
  344. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  345. {
  346. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  347. if (handle->pkt_log_init) {
  348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  349. "%s: Packet log not initialized", __func__);
  350. return;
  351. }
  352. pktlog_sethandle(&handle->pl_dev, scn);
  353. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  354. if (pktlogmod_init(scn)) {
  355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  356. "%s: pktlogmod_init failed", __func__);
  357. handle->pkt_log_init = false;
  358. } else {
  359. handle->pkt_log_init = true;
  360. }
  361. }
  362. /**
  363. * dp_pkt_log_con_service() - connect packet log service
  364. * @ppdev: physical device handle
  365. * @scn: device context
  366. *
  367. * Return: none
  368. */
  369. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  370. {
  371. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  372. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  373. pktlog_htc_attach();
  374. }
  375. /**
  376. * dp_pktlogmod_exit() - API to cleanup pktlog info
  377. * @handle: Pdev handle
  378. *
  379. * Return: none
  380. */
  381. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  382. {
  383. void *scn = (void *)handle->soc->hif_handle;
  384. if (!scn) {
  385. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  386. "%s: Invalid hif(scn) handle", __func__);
  387. return;
  388. }
  389. pktlogmod_exit(scn);
  390. handle->pkt_log_init = false;
  391. }
  392. #endif
  393. #else
  394. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  395. /**
  396. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  397. * @soc: pointer to dp_soc handle
  398. * @intr_ctx_num: interrupt context number for which mon mask is needed
  399. *
  400. * Return: mon mask value
  401. */
  402. static inline
  403. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  404. {
  405. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  406. }
  407. #endif
  408. /**
  409. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  410. * @cdp_opaque_vdev: pointer to cdp_vdev
  411. *
  412. * Return: pointer to dp_vdev
  413. */
  414. static
  415. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  416. {
  417. return (struct dp_vdev *)cdp_opaque_vdev;
  418. }
  419. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  420. struct cdp_peer *peer_hdl,
  421. uint8_t *mac_addr,
  422. enum cdp_txrx_ast_entry_type type,
  423. uint32_t flags)
  424. {
  425. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  426. (struct dp_peer *)peer_hdl,
  427. mac_addr,
  428. type,
  429. flags);
  430. }
  431. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  432. void *ast_entry_hdl)
  433. {
  434. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  435. qdf_spin_lock_bh(&soc->ast_lock);
  436. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  437. (struct dp_ast_entry *)ast_entry_hdl);
  438. qdf_spin_unlock_bh(&soc->ast_lock);
  439. }
  440. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  441. struct cdp_peer *peer_hdl,
  442. uint8_t *wds_macaddr,
  443. uint32_t flags)
  444. {
  445. int status = -1;
  446. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  447. struct dp_ast_entry *ast_entry = NULL;
  448. qdf_spin_lock_bh(&soc->ast_lock);
  449. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  450. if (ast_entry) {
  451. status = dp_peer_update_ast(soc,
  452. (struct dp_peer *)peer_hdl,
  453. ast_entry, flags);
  454. }
  455. qdf_spin_unlock_bh(&soc->ast_lock);
  456. return status;
  457. }
  458. /*
  459. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  460. * @soc_handle: Datapath SOC handle
  461. * @wds_macaddr: WDS entry MAC Address
  462. * Return: None
  463. */
  464. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  465. uint8_t *wds_macaddr, void *vdev_handle)
  466. {
  467. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  468. struct dp_ast_entry *ast_entry = NULL;
  469. qdf_spin_lock_bh(&soc->ast_lock);
  470. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  471. if (ast_entry) {
  472. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  473. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF)) {
  474. ast_entry->is_active = TRUE;
  475. }
  476. }
  477. qdf_spin_unlock_bh(&soc->ast_lock);
  478. }
  479. /*
  480. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  481. * @soc: Datapath SOC handle
  482. *
  483. * Return: None
  484. */
  485. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  486. void *vdev_hdl)
  487. {
  488. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  489. struct dp_pdev *pdev;
  490. struct dp_vdev *vdev;
  491. struct dp_peer *peer;
  492. struct dp_ast_entry *ase, *temp_ase;
  493. int i;
  494. qdf_spin_lock_bh(&soc->ast_lock);
  495. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  496. pdev = soc->pdev_list[i];
  497. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  498. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  499. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  500. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  501. if ((ase->type ==
  502. CDP_TXRX_AST_TYPE_STATIC) ||
  503. (ase->type ==
  504. CDP_TXRX_AST_TYPE_SELF))
  505. continue;
  506. ase->is_active = TRUE;
  507. }
  508. }
  509. }
  510. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  511. }
  512. qdf_spin_unlock_bh(&soc->ast_lock);
  513. }
  514. /*
  515. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  516. * @soc: Datapath SOC handle
  517. *
  518. * Return: None
  519. */
  520. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  521. {
  522. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  523. struct dp_pdev *pdev;
  524. struct dp_vdev *vdev;
  525. struct dp_peer *peer;
  526. struct dp_ast_entry *ase, *temp_ase;
  527. int i;
  528. qdf_spin_lock_bh(&soc->ast_lock);
  529. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  530. pdev = soc->pdev_list[i];
  531. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  532. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  533. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  534. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  535. if ((ase->type ==
  536. CDP_TXRX_AST_TYPE_STATIC) ||
  537. (ase->type ==
  538. CDP_TXRX_AST_TYPE_SELF))
  539. continue;
  540. dp_peer_del_ast(soc, ase);
  541. }
  542. }
  543. }
  544. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  545. }
  546. qdf_spin_unlock_bh(&soc->ast_lock);
  547. }
  548. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  549. uint8_t *ast_mac_addr)
  550. {
  551. struct dp_ast_entry *ast_entry;
  552. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  553. qdf_spin_lock_bh(&soc->ast_lock);
  554. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  555. qdf_spin_unlock_bh(&soc->ast_lock);
  556. return (void *)ast_entry;
  557. }
  558. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  559. void *ast_entry_hdl)
  560. {
  561. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  562. (struct dp_ast_entry *)ast_entry_hdl);
  563. }
  564. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  565. void *ast_entry_hdl)
  566. {
  567. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  568. (struct dp_ast_entry *)ast_entry_hdl);
  569. }
  570. static void dp_peer_ast_set_type_wifi3(
  571. struct cdp_soc_t *soc_hdl,
  572. void *ast_entry_hdl,
  573. enum cdp_txrx_ast_entry_type type)
  574. {
  575. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  576. (struct dp_ast_entry *)ast_entry_hdl,
  577. type);
  578. }
  579. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  580. struct cdp_soc_t *soc_hdl,
  581. void *ast_entry_hdl)
  582. {
  583. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  584. }
  585. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  586. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  587. void *ast_entry,
  588. void *cp_ctx)
  589. {
  590. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  591. qdf_spin_lock_bh(&soc->ast_lock);
  592. dp_peer_ast_set_cp_ctx(soc,
  593. (struct dp_ast_entry *)ast_entry, cp_ctx);
  594. qdf_spin_unlock_bh(&soc->ast_lock);
  595. }
  596. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  597. void *ast_entry)
  598. {
  599. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  600. void *cp_ctx = NULL;
  601. qdf_spin_lock_bh(&soc->ast_lock);
  602. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  603. (struct dp_ast_entry *)ast_entry);
  604. qdf_spin_unlock_bh(&soc->ast_lock);
  605. return cp_ctx;
  606. }
  607. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  608. void *ast_entry)
  609. {
  610. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  611. bool wmi_sent = false;
  612. qdf_spin_lock_bh(&soc->ast_lock);
  613. wmi_sent = dp_peer_ast_get_wmi_sent(soc,
  614. (struct dp_ast_entry *)ast_entry);
  615. qdf_spin_unlock_bh(&soc->ast_lock);
  616. return wmi_sent;
  617. }
  618. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  619. void *ast_entry)
  620. {
  621. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  622. qdf_spin_lock_bh(&soc->ast_lock);
  623. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  624. qdf_spin_unlock_bh(&soc->ast_lock);
  625. }
  626. #endif
  627. /**
  628. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  629. * @ring_num: ring num of the ring being queried
  630. * @grp_mask: the grp_mask array for the ring type in question.
  631. *
  632. * The grp_mask array is indexed by group number and the bit fields correspond
  633. * to ring numbers. We are finding which interrupt group a ring belongs to.
  634. *
  635. * Return: the index in the grp_mask array with the ring number.
  636. * -QDF_STATUS_E_NOENT if no entry is found
  637. */
  638. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  639. {
  640. int ext_group_num;
  641. int mask = 1 << ring_num;
  642. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  643. ext_group_num++) {
  644. if (mask & grp_mask[ext_group_num])
  645. return ext_group_num;
  646. }
  647. return -QDF_STATUS_E_NOENT;
  648. }
  649. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  650. enum hal_ring_type ring_type,
  651. int ring_num)
  652. {
  653. int *grp_mask;
  654. switch (ring_type) {
  655. case WBM2SW_RELEASE:
  656. /* dp_tx_comp_handler - soc->tx_comp_ring */
  657. if (ring_num < 3)
  658. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  659. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  660. else if (ring_num == 3) {
  661. /* sw treats this as a separate ring type */
  662. grp_mask = &soc->wlan_cfg_ctx->
  663. int_rx_wbm_rel_ring_mask[0];
  664. ring_num = 0;
  665. } else {
  666. qdf_assert(0);
  667. return -QDF_STATUS_E_NOENT;
  668. }
  669. break;
  670. case REO_EXCEPTION:
  671. /* dp_rx_err_process - &soc->reo_exception_ring */
  672. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  673. break;
  674. case REO_DST:
  675. /* dp_rx_process - soc->reo_dest_ring */
  676. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  677. break;
  678. case REO_STATUS:
  679. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  680. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  681. break;
  682. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  683. case RXDMA_MONITOR_STATUS:
  684. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  685. case RXDMA_MONITOR_DST:
  686. /* dp_mon_process */
  687. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  688. break;
  689. case RXDMA_DST:
  690. /* dp_rxdma_err_process */
  691. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  692. break;
  693. case RXDMA_BUF:
  694. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  695. break;
  696. case RXDMA_MONITOR_BUF:
  697. /* TODO: support low_thresh interrupt */
  698. return -QDF_STATUS_E_NOENT;
  699. break;
  700. case TCL_DATA:
  701. case TCL_CMD:
  702. case REO_CMD:
  703. case SW2WBM_RELEASE:
  704. case WBM_IDLE_LINK:
  705. /* normally empty SW_TO_HW rings */
  706. return -QDF_STATUS_E_NOENT;
  707. break;
  708. case TCL_STATUS:
  709. case REO_REINJECT:
  710. /* misc unused rings */
  711. return -QDF_STATUS_E_NOENT;
  712. break;
  713. case CE_SRC:
  714. case CE_DST:
  715. case CE_DST_STATUS:
  716. /* CE_rings - currently handled by hif */
  717. default:
  718. return -QDF_STATUS_E_NOENT;
  719. break;
  720. }
  721. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  722. }
  723. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  724. *ring_params, int ring_type, int ring_num)
  725. {
  726. int msi_group_number;
  727. int msi_data_count;
  728. int ret;
  729. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  730. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  731. &msi_data_count, &msi_data_start,
  732. &msi_irq_start);
  733. if (ret)
  734. return;
  735. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  736. ring_num);
  737. if (msi_group_number < 0) {
  738. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  739. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  740. ring_type, ring_num);
  741. ring_params->msi_addr = 0;
  742. ring_params->msi_data = 0;
  743. return;
  744. }
  745. if (msi_group_number > msi_data_count) {
  746. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  747. FL("2 msi_groups will share an msi; msi_group_num %d"),
  748. msi_group_number);
  749. QDF_ASSERT(0);
  750. }
  751. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  752. ring_params->msi_addr = addr_low;
  753. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  754. ring_params->msi_data = (msi_group_number % msi_data_count)
  755. + msi_data_start;
  756. ring_params->flags |= HAL_SRNG_MSI_INTR;
  757. }
  758. /**
  759. * dp_print_ast_stats() - Dump AST table contents
  760. * @soc: Datapath soc handle
  761. *
  762. * return void
  763. */
  764. #ifdef FEATURE_AST
  765. static void dp_print_ast_stats(struct dp_soc *soc)
  766. {
  767. uint8_t i;
  768. uint8_t num_entries = 0;
  769. struct dp_vdev *vdev;
  770. struct dp_pdev *pdev;
  771. struct dp_peer *peer;
  772. struct dp_ast_entry *ase, *tmp_ase;
  773. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  774. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS"};
  775. DP_PRINT_STATS("AST Stats:");
  776. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  777. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  778. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  779. DP_PRINT_STATS("AST Table:");
  780. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  781. pdev = soc->pdev_list[i];
  782. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  783. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  784. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  785. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  786. DP_PRINT_STATS("%6d mac_addr = %pM"
  787. " peer_mac_addr = %pM"
  788. " type = %s"
  789. " next_hop = %d"
  790. " is_active = %d"
  791. " is_bss = %d"
  792. " ast_idx = %d"
  793. " pdev_id = %d"
  794. " vdev_id = %d",
  795. ++num_entries,
  796. ase->mac_addr.raw,
  797. ase->peer->mac_addr.raw,
  798. type[ase->type],
  799. ase->next_hop,
  800. ase->is_active,
  801. ase->is_bss,
  802. ase->ast_idx,
  803. ase->pdev_id,
  804. ase->vdev_id);
  805. }
  806. }
  807. }
  808. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  809. }
  810. }
  811. #else
  812. static void dp_print_ast_stats(struct dp_soc *soc)
  813. {
  814. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  815. return;
  816. }
  817. #endif
  818. static void dp_print_peer_table(struct dp_vdev *vdev)
  819. {
  820. struct dp_peer *peer = NULL;
  821. DP_PRINT_STATS("Dumping Peer Table Stats:");
  822. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  823. if (!peer) {
  824. DP_PRINT_STATS("Invalid Peer");
  825. return;
  826. }
  827. DP_PRINT_STATS(" peer_mac_addr = %pM"
  828. " nawds_enabled = %d"
  829. " bss_peer = %d"
  830. " wapi = %d"
  831. " wds_enabled = %d"
  832. " delete in progress = %d",
  833. peer->mac_addr.raw,
  834. peer->nawds_enabled,
  835. peer->bss_peer,
  836. peer->wapi,
  837. peer->wds_enabled,
  838. peer->delete_in_progress);
  839. }
  840. }
  841. /*
  842. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  843. */
  844. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  845. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  846. {
  847. void *hal_soc = soc->hal_soc;
  848. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  849. /* TODO: See if we should get align size from hal */
  850. uint32_t ring_base_align = 8;
  851. struct hal_srng_params ring_params;
  852. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  853. /* TODO: Currently hal layer takes care of endianness related settings.
  854. * See if these settings need to passed from DP layer
  855. */
  856. ring_params.flags = 0;
  857. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  858. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  859. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  860. srng->hal_srng = NULL;
  861. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  862. srng->num_entries = num_entries;
  863. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  864. soc->osdev, soc->osdev->dev, srng->alloc_size,
  865. &(srng->base_paddr_unaligned));
  866. if (!srng->base_vaddr_unaligned) {
  867. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  868. FL("alloc failed - ring_type: %d, ring_num %d"),
  869. ring_type, ring_num);
  870. return QDF_STATUS_E_NOMEM;
  871. }
  872. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  873. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  874. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  875. ((unsigned long)(ring_params.ring_base_vaddr) -
  876. (unsigned long)srng->base_vaddr_unaligned);
  877. ring_params.num_entries = num_entries;
  878. if (soc->intr_mode == DP_INTR_MSI) {
  879. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  880. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  881. FL("Using MSI for ring_type: %d, ring_num %d"),
  882. ring_type, ring_num);
  883. } else {
  884. ring_params.msi_data = 0;
  885. ring_params.msi_addr = 0;
  886. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  887. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  888. ring_type, ring_num);
  889. }
  890. /*
  891. * Setup interrupt timer and batch counter thresholds for
  892. * interrupt mitigation based on ring type
  893. */
  894. if (ring_type == REO_DST) {
  895. ring_params.intr_timer_thres_us =
  896. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  897. ring_params.intr_batch_cntr_thres_entries =
  898. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  899. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  900. ring_params.intr_timer_thres_us =
  901. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  902. ring_params.intr_batch_cntr_thres_entries =
  903. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  904. } else {
  905. ring_params.intr_timer_thres_us =
  906. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  907. ring_params.intr_batch_cntr_thres_entries =
  908. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  909. }
  910. /* Enable low threshold interrupts for rx buffer rings (regular and
  911. * monitor buffer rings.
  912. * TODO: See if this is required for any other ring
  913. */
  914. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  915. (ring_type == RXDMA_MONITOR_STATUS)) {
  916. /* TODO: Setting low threshold to 1/8th of ring size
  917. * see if this needs to be configurable
  918. */
  919. ring_params.low_threshold = num_entries >> 3;
  920. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  921. ring_params.intr_timer_thres_us =
  922. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  923. ring_params.intr_batch_cntr_thres_entries = 0;
  924. }
  925. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  926. mac_id, &ring_params);
  927. if (!srng->hal_srng) {
  928. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  929. srng->alloc_size,
  930. srng->base_vaddr_unaligned,
  931. srng->base_paddr_unaligned, 0);
  932. }
  933. return 0;
  934. }
  935. /**
  936. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  937. * Any buffers allocated and attached to ring entries are expected to be freed
  938. * before calling this function.
  939. */
  940. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  941. int ring_type, int ring_num)
  942. {
  943. if (!srng->hal_srng) {
  944. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  945. FL("Ring type: %d, num:%d not setup"),
  946. ring_type, ring_num);
  947. return;
  948. }
  949. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  950. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  951. srng->alloc_size,
  952. srng->base_vaddr_unaligned,
  953. srng->base_paddr_unaligned, 0);
  954. srng->hal_srng = NULL;
  955. }
  956. /* TODO: Need this interface from HIF */
  957. void *hif_get_hal_handle(void *hif_handle);
  958. /*
  959. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  960. * @dp_ctx: DP SOC handle
  961. * @budget: Number of frames/descriptors that can be processed in one shot
  962. *
  963. * Return: remaining budget/quota for the soc device
  964. */
  965. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  966. {
  967. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  968. struct dp_soc *soc = int_ctx->soc;
  969. int ring = 0;
  970. uint32_t work_done = 0;
  971. int budget = dp_budget;
  972. uint8_t tx_mask = int_ctx->tx_ring_mask;
  973. uint8_t rx_mask = int_ctx->rx_ring_mask;
  974. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  975. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  976. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  977. uint32_t remaining_quota = dp_budget;
  978. struct dp_pdev *pdev = NULL;
  979. int mac_id;
  980. /* Process Tx completion interrupts first to return back buffers */
  981. while (tx_mask) {
  982. if (tx_mask & 0x1) {
  983. work_done = dp_tx_comp_handler(soc,
  984. soc->tx_comp_ring[ring].hal_srng,
  985. remaining_quota);
  986. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  987. "tx mask 0x%x ring %d, budget %d, work_done %d",
  988. tx_mask, ring, budget, work_done);
  989. budget -= work_done;
  990. if (budget <= 0)
  991. goto budget_done;
  992. remaining_quota = budget;
  993. }
  994. tx_mask = tx_mask >> 1;
  995. ring++;
  996. }
  997. /* Process REO Exception ring interrupt */
  998. if (rx_err_mask) {
  999. work_done = dp_rx_err_process(soc,
  1000. soc->reo_exception_ring.hal_srng,
  1001. remaining_quota);
  1002. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1003. "REO Exception Ring: work_done %d budget %d",
  1004. work_done, budget);
  1005. budget -= work_done;
  1006. if (budget <= 0) {
  1007. goto budget_done;
  1008. }
  1009. remaining_quota = budget;
  1010. }
  1011. /* Process Rx WBM release ring interrupt */
  1012. if (rx_wbm_rel_mask) {
  1013. work_done = dp_rx_wbm_err_process(soc,
  1014. soc->rx_rel_ring.hal_srng, remaining_quota);
  1015. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1016. "WBM Release Ring: work_done %d budget %d",
  1017. work_done, budget);
  1018. budget -= work_done;
  1019. if (budget <= 0) {
  1020. goto budget_done;
  1021. }
  1022. remaining_quota = budget;
  1023. }
  1024. /* Process Rx interrupts */
  1025. if (rx_mask) {
  1026. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1027. if (rx_mask & (1 << ring)) {
  1028. work_done = dp_rx_process(int_ctx,
  1029. soc->reo_dest_ring[ring].hal_srng,
  1030. ring,
  1031. remaining_quota);
  1032. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1033. "rx mask 0x%x ring %d, work_done %d budget %d",
  1034. rx_mask, ring, work_done, budget);
  1035. budget -= work_done;
  1036. if (budget <= 0)
  1037. goto budget_done;
  1038. remaining_quota = budget;
  1039. }
  1040. }
  1041. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  1042. work_done = dp_rxdma_err_process(soc, ring,
  1043. remaining_quota);
  1044. budget -= work_done;
  1045. }
  1046. }
  1047. if (reo_status_mask)
  1048. dp_reo_status_ring_handler(soc);
  1049. /* Process LMAC interrupts */
  1050. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1051. pdev = soc->pdev_list[ring];
  1052. if (pdev == NULL)
  1053. continue;
  1054. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1055. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1056. pdev->pdev_id);
  1057. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1058. work_done = dp_mon_process(soc, mac_for_pdev,
  1059. remaining_quota);
  1060. budget -= work_done;
  1061. if (budget <= 0)
  1062. goto budget_done;
  1063. remaining_quota = budget;
  1064. }
  1065. if (int_ctx->rxdma2host_ring_mask &
  1066. (1 << mac_for_pdev)) {
  1067. work_done = dp_rxdma_err_process(soc,
  1068. mac_for_pdev,
  1069. remaining_quota);
  1070. budget -= work_done;
  1071. if (budget <= 0)
  1072. goto budget_done;
  1073. remaining_quota = budget;
  1074. }
  1075. if (int_ctx->host2rxdma_ring_mask &
  1076. (1 << mac_for_pdev)) {
  1077. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1078. union dp_rx_desc_list_elem_t *tail = NULL;
  1079. struct dp_srng *rx_refill_buf_ring =
  1080. &pdev->rx_refill_buf_ring;
  1081. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1082. 1);
  1083. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1084. rx_refill_buf_ring,
  1085. &soc->rx_desc_buf[mac_for_pdev], 0,
  1086. &desc_list, &tail);
  1087. }
  1088. }
  1089. }
  1090. qdf_lro_flush(int_ctx->lro_ctx);
  1091. budget_done:
  1092. return dp_budget - budget;
  1093. }
  1094. /* dp_interrupt_timer()- timer poll for interrupts
  1095. *
  1096. * @arg: SoC Handle
  1097. *
  1098. * Return:
  1099. *
  1100. */
  1101. static void dp_interrupt_timer(void *arg)
  1102. {
  1103. struct dp_soc *soc = (struct dp_soc *) arg;
  1104. int i;
  1105. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1106. for (i = 0;
  1107. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1108. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1109. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1110. }
  1111. }
  1112. /*
  1113. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  1114. * @txrx_soc: DP SOC handle
  1115. *
  1116. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1117. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1118. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1119. *
  1120. * Return: 0 for success. nonzero for failure.
  1121. */
  1122. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1123. {
  1124. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1125. int i;
  1126. soc->intr_mode = DP_INTR_POLL;
  1127. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1128. soc->intr_ctx[i].dp_intr_id = i;
  1129. soc->intr_ctx[i].tx_ring_mask =
  1130. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1131. soc->intr_ctx[i].rx_ring_mask =
  1132. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1133. soc->intr_ctx[i].rx_mon_ring_mask =
  1134. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1135. soc->intr_ctx[i].rx_err_ring_mask =
  1136. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1137. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1138. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1139. soc->intr_ctx[i].reo_status_ring_mask =
  1140. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1141. soc->intr_ctx[i].rxdma2host_ring_mask =
  1142. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1143. soc->intr_ctx[i].soc = soc;
  1144. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1145. }
  1146. qdf_timer_init(soc->osdev, &soc->int_timer,
  1147. dp_interrupt_timer, (void *)soc,
  1148. QDF_TIMER_TYPE_WAKE_APPS);
  1149. return QDF_STATUS_SUCCESS;
  1150. }
  1151. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1152. #if defined(CONFIG_MCL)
  1153. extern int con_mode_monitor;
  1154. /*
  1155. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1156. * @txrx_soc: DP SOC handle
  1157. *
  1158. * Call the appropriate attach function based on the mode of operation.
  1159. * This is a WAR for enabling monitor mode.
  1160. *
  1161. * Return: 0 for success. nonzero for failure.
  1162. */
  1163. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1164. {
  1165. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1166. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1167. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1168. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1169. "%s: Poll mode", __func__);
  1170. return dp_soc_attach_poll(txrx_soc);
  1171. } else {
  1172. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1173. "%s: Interrupt mode", __func__);
  1174. return dp_soc_interrupt_attach(txrx_soc);
  1175. }
  1176. }
  1177. #else
  1178. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1179. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1180. {
  1181. return dp_soc_attach_poll(txrx_soc);
  1182. }
  1183. #else
  1184. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1185. {
  1186. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1187. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1188. return dp_soc_attach_poll(txrx_soc);
  1189. else
  1190. return dp_soc_interrupt_attach(txrx_soc);
  1191. }
  1192. #endif
  1193. #endif
  1194. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1195. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1196. {
  1197. int j;
  1198. int num_irq = 0;
  1199. int tx_mask =
  1200. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1201. int rx_mask =
  1202. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1203. int rx_mon_mask =
  1204. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1205. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1206. soc->wlan_cfg_ctx, intr_ctx_num);
  1207. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1208. soc->wlan_cfg_ctx, intr_ctx_num);
  1209. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1210. soc->wlan_cfg_ctx, intr_ctx_num);
  1211. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1212. soc->wlan_cfg_ctx, intr_ctx_num);
  1213. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1214. soc->wlan_cfg_ctx, intr_ctx_num);
  1215. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1216. if (tx_mask & (1 << j)) {
  1217. irq_id_map[num_irq++] =
  1218. (wbm2host_tx_completions_ring1 - j);
  1219. }
  1220. if (rx_mask & (1 << j)) {
  1221. irq_id_map[num_irq++] =
  1222. (reo2host_destination_ring1 - j);
  1223. }
  1224. if (rxdma2host_ring_mask & (1 << j)) {
  1225. irq_id_map[num_irq++] =
  1226. rxdma2host_destination_ring_mac1 -
  1227. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1228. }
  1229. if (host2rxdma_ring_mask & (1 << j)) {
  1230. irq_id_map[num_irq++] =
  1231. host2rxdma_host_buf_ring_mac1 -
  1232. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1233. }
  1234. if (rx_mon_mask & (1 << j)) {
  1235. irq_id_map[num_irq++] =
  1236. ppdu_end_interrupts_mac1 -
  1237. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1238. irq_id_map[num_irq++] =
  1239. rxdma2host_monitor_status_ring_mac1 -
  1240. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1241. }
  1242. if (rx_wbm_rel_ring_mask & (1 << j))
  1243. irq_id_map[num_irq++] = wbm2host_rx_release;
  1244. if (rx_err_ring_mask & (1 << j))
  1245. irq_id_map[num_irq++] = reo2host_exception;
  1246. if (reo_status_ring_mask & (1 << j))
  1247. irq_id_map[num_irq++] = reo2host_status;
  1248. }
  1249. *num_irq_r = num_irq;
  1250. }
  1251. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1252. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1253. int msi_vector_count, int msi_vector_start)
  1254. {
  1255. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1256. soc->wlan_cfg_ctx, intr_ctx_num);
  1257. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1258. soc->wlan_cfg_ctx, intr_ctx_num);
  1259. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1260. soc->wlan_cfg_ctx, intr_ctx_num);
  1261. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1262. soc->wlan_cfg_ctx, intr_ctx_num);
  1263. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1264. soc->wlan_cfg_ctx, intr_ctx_num);
  1265. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1266. soc->wlan_cfg_ctx, intr_ctx_num);
  1267. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1268. soc->wlan_cfg_ctx, intr_ctx_num);
  1269. unsigned int vector =
  1270. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1271. int num_irq = 0;
  1272. soc->intr_mode = DP_INTR_MSI;
  1273. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1274. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1275. irq_id_map[num_irq++] =
  1276. pld_get_msi_irq(soc->osdev->dev, vector);
  1277. *num_irq_r = num_irq;
  1278. }
  1279. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1280. int *irq_id_map, int *num_irq)
  1281. {
  1282. int msi_vector_count, ret;
  1283. uint32_t msi_base_data, msi_vector_start;
  1284. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1285. &msi_vector_count,
  1286. &msi_base_data,
  1287. &msi_vector_start);
  1288. if (ret)
  1289. return dp_soc_interrupt_map_calculate_integrated(soc,
  1290. intr_ctx_num, irq_id_map, num_irq);
  1291. else
  1292. dp_soc_interrupt_map_calculate_msi(soc,
  1293. intr_ctx_num, irq_id_map, num_irq,
  1294. msi_vector_count, msi_vector_start);
  1295. }
  1296. /*
  1297. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1298. * @txrx_soc: DP SOC handle
  1299. *
  1300. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1301. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1302. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1303. *
  1304. * Return: 0 for success. nonzero for failure.
  1305. */
  1306. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1307. {
  1308. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1309. int i = 0;
  1310. int num_irq = 0;
  1311. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1312. int ret = 0;
  1313. /* Map of IRQ ids registered with one interrupt context */
  1314. int irq_id_map[HIF_MAX_GRP_IRQ];
  1315. int tx_mask =
  1316. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1317. int rx_mask =
  1318. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1319. int rx_mon_mask =
  1320. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1321. int rx_err_ring_mask =
  1322. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1323. int rx_wbm_rel_ring_mask =
  1324. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1325. int reo_status_ring_mask =
  1326. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1327. int rxdma2host_ring_mask =
  1328. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1329. int host2rxdma_ring_mask =
  1330. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1331. soc->intr_ctx[i].dp_intr_id = i;
  1332. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1333. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1334. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1335. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1336. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1337. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1338. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1339. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1340. soc->intr_ctx[i].soc = soc;
  1341. num_irq = 0;
  1342. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1343. &num_irq);
  1344. ret = hif_register_ext_group(soc->hif_handle,
  1345. num_irq, irq_id_map, dp_service_srngs,
  1346. &soc->intr_ctx[i], "dp_intr",
  1347. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1348. if (ret) {
  1349. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1350. FL("failed, ret = %d"), ret);
  1351. return QDF_STATUS_E_FAILURE;
  1352. }
  1353. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1354. }
  1355. hif_configure_ext_group_interrupts(soc->hif_handle);
  1356. return QDF_STATUS_SUCCESS;
  1357. }
  1358. /*
  1359. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1360. * @txrx_soc: DP SOC handle
  1361. *
  1362. * Return: void
  1363. */
  1364. static void dp_soc_interrupt_detach(void *txrx_soc)
  1365. {
  1366. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1367. int i;
  1368. if (soc->intr_mode == DP_INTR_POLL) {
  1369. qdf_timer_stop(&soc->int_timer);
  1370. qdf_timer_free(&soc->int_timer);
  1371. } else {
  1372. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1373. }
  1374. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1375. soc->intr_ctx[i].tx_ring_mask = 0;
  1376. soc->intr_ctx[i].rx_ring_mask = 0;
  1377. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1378. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1379. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1380. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1381. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1382. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1383. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1384. }
  1385. }
  1386. #define AVG_MAX_MPDUS_PER_TID 128
  1387. #define AVG_TIDS_PER_CLIENT 2
  1388. #define AVG_FLOWS_PER_TID 2
  1389. #define AVG_MSDUS_PER_FLOW 128
  1390. #define AVG_MSDUS_PER_MPDU 4
  1391. /*
  1392. * Allocate and setup link descriptor pool that will be used by HW for
  1393. * various link and queue descriptors and managed by WBM
  1394. */
  1395. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1396. {
  1397. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1398. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1399. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1400. uint32_t num_mpdus_per_link_desc =
  1401. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1402. uint32_t num_msdus_per_link_desc =
  1403. hal_num_msdus_per_link_desc(soc->hal_soc);
  1404. uint32_t num_mpdu_links_per_queue_desc =
  1405. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1406. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1407. uint32_t total_link_descs, total_mem_size;
  1408. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1409. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1410. uint32_t num_link_desc_banks;
  1411. uint32_t last_bank_size = 0;
  1412. uint32_t entry_size, num_entries;
  1413. int i;
  1414. uint32_t desc_id = 0;
  1415. /* Only Tx queue descriptors are allocated from common link descriptor
  1416. * pool Rx queue descriptors are not included in this because (REO queue
  1417. * extension descriptors) they are expected to be allocated contiguously
  1418. * with REO queue descriptors
  1419. */
  1420. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1421. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1422. num_mpdu_queue_descs = num_mpdu_link_descs /
  1423. num_mpdu_links_per_queue_desc;
  1424. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1425. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1426. num_msdus_per_link_desc;
  1427. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1428. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1429. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1430. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1431. /* Round up to power of 2 */
  1432. total_link_descs = 1;
  1433. while (total_link_descs < num_entries)
  1434. total_link_descs <<= 1;
  1435. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1436. FL("total_link_descs: %u, link_desc_size: %d"),
  1437. total_link_descs, link_desc_size);
  1438. total_mem_size = total_link_descs * link_desc_size;
  1439. total_mem_size += link_desc_align;
  1440. if (total_mem_size <= max_alloc_size) {
  1441. num_link_desc_banks = 0;
  1442. last_bank_size = total_mem_size;
  1443. } else {
  1444. num_link_desc_banks = (total_mem_size) /
  1445. (max_alloc_size - link_desc_align);
  1446. last_bank_size = total_mem_size %
  1447. (max_alloc_size - link_desc_align);
  1448. }
  1449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1450. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1451. total_mem_size, num_link_desc_banks);
  1452. for (i = 0; i < num_link_desc_banks; i++) {
  1453. soc->link_desc_banks[i].base_vaddr_unaligned =
  1454. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1455. max_alloc_size,
  1456. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1457. soc->link_desc_banks[i].size = max_alloc_size;
  1458. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1459. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1460. ((unsigned long)(
  1461. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1462. link_desc_align));
  1463. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1464. soc->link_desc_banks[i].base_paddr_unaligned) +
  1465. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1466. (unsigned long)(
  1467. soc->link_desc_banks[i].base_vaddr_unaligned));
  1468. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1469. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1470. FL("Link descriptor memory alloc failed"));
  1471. goto fail;
  1472. }
  1473. }
  1474. if (last_bank_size) {
  1475. /* Allocate last bank in case total memory required is not exact
  1476. * multiple of max_alloc_size
  1477. */
  1478. soc->link_desc_banks[i].base_vaddr_unaligned =
  1479. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1480. last_bank_size,
  1481. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1482. soc->link_desc_banks[i].size = last_bank_size;
  1483. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1484. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1485. ((unsigned long)(
  1486. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1487. link_desc_align));
  1488. soc->link_desc_banks[i].base_paddr =
  1489. (unsigned long)(
  1490. soc->link_desc_banks[i].base_paddr_unaligned) +
  1491. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1492. (unsigned long)(
  1493. soc->link_desc_banks[i].base_vaddr_unaligned));
  1494. }
  1495. /* Allocate and setup link descriptor idle list for HW internal use */
  1496. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1497. total_mem_size = entry_size * total_link_descs;
  1498. if (total_mem_size <= max_alloc_size) {
  1499. void *desc;
  1500. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1501. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1502. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1503. FL("Link desc idle ring setup failed"));
  1504. goto fail;
  1505. }
  1506. hal_srng_access_start_unlocked(soc->hal_soc,
  1507. soc->wbm_idle_link_ring.hal_srng);
  1508. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1509. soc->link_desc_banks[i].base_paddr; i++) {
  1510. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1511. ((unsigned long)(
  1512. soc->link_desc_banks[i].base_vaddr) -
  1513. (unsigned long)(
  1514. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1515. / link_desc_size;
  1516. unsigned long paddr = (unsigned long)(
  1517. soc->link_desc_banks[i].base_paddr);
  1518. while (num_entries && (desc = hal_srng_src_get_next(
  1519. soc->hal_soc,
  1520. soc->wbm_idle_link_ring.hal_srng))) {
  1521. hal_set_link_desc_addr(desc,
  1522. LINK_DESC_COOKIE(desc_id, i), paddr);
  1523. num_entries--;
  1524. desc_id++;
  1525. paddr += link_desc_size;
  1526. }
  1527. }
  1528. hal_srng_access_end_unlocked(soc->hal_soc,
  1529. soc->wbm_idle_link_ring.hal_srng);
  1530. } else {
  1531. uint32_t num_scatter_bufs;
  1532. uint32_t num_entries_per_buf;
  1533. uint32_t rem_entries;
  1534. uint8_t *scatter_buf_ptr;
  1535. uint16_t scatter_buf_num;
  1536. soc->wbm_idle_scatter_buf_size =
  1537. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1538. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1539. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1540. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1541. soc->hal_soc, total_mem_size,
  1542. soc->wbm_idle_scatter_buf_size);
  1543. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1544. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1545. FL("scatter bufs size out of bounds"));
  1546. goto fail;
  1547. }
  1548. for (i = 0; i < num_scatter_bufs; i++) {
  1549. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1550. qdf_mem_alloc_consistent(soc->osdev,
  1551. soc->osdev->dev,
  1552. soc->wbm_idle_scatter_buf_size,
  1553. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1554. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1555. QDF_TRACE(QDF_MODULE_ID_DP,
  1556. QDF_TRACE_LEVEL_ERROR,
  1557. FL("Scatter list memory alloc failed"));
  1558. goto fail;
  1559. }
  1560. }
  1561. /* Populate idle list scatter buffers with link descriptor
  1562. * pointers
  1563. */
  1564. scatter_buf_num = 0;
  1565. scatter_buf_ptr = (uint8_t *)(
  1566. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1567. rem_entries = num_entries_per_buf;
  1568. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1569. soc->link_desc_banks[i].base_paddr; i++) {
  1570. uint32_t num_link_descs =
  1571. (soc->link_desc_banks[i].size -
  1572. ((unsigned long)(
  1573. soc->link_desc_banks[i].base_vaddr) -
  1574. (unsigned long)(
  1575. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1576. / link_desc_size;
  1577. unsigned long paddr = (unsigned long)(
  1578. soc->link_desc_banks[i].base_paddr);
  1579. while (num_link_descs) {
  1580. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1581. LINK_DESC_COOKIE(desc_id, i), paddr);
  1582. num_link_descs--;
  1583. desc_id++;
  1584. paddr += link_desc_size;
  1585. rem_entries--;
  1586. if (rem_entries) {
  1587. scatter_buf_ptr += entry_size;
  1588. } else {
  1589. rem_entries = num_entries_per_buf;
  1590. scatter_buf_num++;
  1591. if (scatter_buf_num >= num_scatter_bufs)
  1592. break;
  1593. scatter_buf_ptr = (uint8_t *)(
  1594. soc->wbm_idle_scatter_buf_base_vaddr[
  1595. scatter_buf_num]);
  1596. }
  1597. }
  1598. }
  1599. /* Setup link descriptor idle list in HW */
  1600. hal_setup_link_idle_list(soc->hal_soc,
  1601. soc->wbm_idle_scatter_buf_base_paddr,
  1602. soc->wbm_idle_scatter_buf_base_vaddr,
  1603. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1604. (uint32_t)(scatter_buf_ptr -
  1605. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1606. scatter_buf_num-1])), total_link_descs);
  1607. }
  1608. return 0;
  1609. fail:
  1610. if (soc->wbm_idle_link_ring.hal_srng) {
  1611. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1612. WBM_IDLE_LINK, 0);
  1613. }
  1614. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1615. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1616. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1617. soc->wbm_idle_scatter_buf_size,
  1618. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1619. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1620. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1621. }
  1622. }
  1623. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1624. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1625. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1626. soc->link_desc_banks[i].size,
  1627. soc->link_desc_banks[i].base_vaddr_unaligned,
  1628. soc->link_desc_banks[i].base_paddr_unaligned,
  1629. 0);
  1630. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1631. }
  1632. }
  1633. return QDF_STATUS_E_FAILURE;
  1634. }
  1635. /*
  1636. * Free link descriptor pool that was setup HW
  1637. */
  1638. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1639. {
  1640. int i;
  1641. if (soc->wbm_idle_link_ring.hal_srng) {
  1642. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1643. WBM_IDLE_LINK, 0);
  1644. }
  1645. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1646. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1647. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1648. soc->wbm_idle_scatter_buf_size,
  1649. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1650. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1651. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1652. }
  1653. }
  1654. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1655. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1656. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1657. soc->link_desc_banks[i].size,
  1658. soc->link_desc_banks[i].base_vaddr_unaligned,
  1659. soc->link_desc_banks[i].base_paddr_unaligned,
  1660. 0);
  1661. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1662. }
  1663. }
  1664. }
  1665. #define REO_DST_RING_SIZE_QCA6290 1024
  1666. #ifndef QCA_WIFI_QCA8074_VP
  1667. #define REO_DST_RING_SIZE_QCA8074 2048
  1668. #else
  1669. #define REO_DST_RING_SIZE_QCA8074 8
  1670. #endif
  1671. /*
  1672. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1673. * @soc: Datapath SOC handle
  1674. *
  1675. * This is a timer function used to age out stale AST nodes from
  1676. * AST table
  1677. */
  1678. #ifdef FEATURE_WDS
  1679. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1680. {
  1681. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1682. struct dp_pdev *pdev;
  1683. struct dp_vdev *vdev;
  1684. struct dp_peer *peer;
  1685. struct dp_ast_entry *ase, *temp_ase;
  1686. int i;
  1687. qdf_spin_lock_bh(&soc->ast_lock);
  1688. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1689. pdev = soc->pdev_list[i];
  1690. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1691. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1692. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1693. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1694. /*
  1695. * Do not expire static ast entries
  1696. * and HM WDS entries
  1697. */
  1698. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1699. continue;
  1700. if (ase->is_active) {
  1701. ase->is_active = FALSE;
  1702. continue;
  1703. }
  1704. DP_STATS_INC(soc, ast.aged_out, 1);
  1705. dp_peer_del_ast(soc, ase);
  1706. }
  1707. }
  1708. }
  1709. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1710. }
  1711. qdf_spin_unlock_bh(&soc->ast_lock);
  1712. if (qdf_atomic_read(&soc->cmn_init_done))
  1713. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1714. }
  1715. /*
  1716. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1717. * @soc: Datapath SOC handle
  1718. *
  1719. * Return: None
  1720. */
  1721. static void dp_soc_wds_attach(struct dp_soc *soc)
  1722. {
  1723. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1724. dp_wds_aging_timer_fn, (void *)soc,
  1725. QDF_TIMER_TYPE_WAKE_APPS);
  1726. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1727. }
  1728. /*
  1729. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1730. * @txrx_soc: DP SOC handle
  1731. *
  1732. * Return: None
  1733. */
  1734. static void dp_soc_wds_detach(struct dp_soc *soc)
  1735. {
  1736. qdf_timer_stop(&soc->wds_aging_timer);
  1737. qdf_timer_free(&soc->wds_aging_timer);
  1738. }
  1739. #else
  1740. static void dp_soc_wds_attach(struct dp_soc *soc)
  1741. {
  1742. }
  1743. static void dp_soc_wds_detach(struct dp_soc *soc)
  1744. {
  1745. }
  1746. #endif
  1747. /*
  1748. * dp_soc_reset_ring_map() - Reset cpu ring map
  1749. * @soc: Datapath soc handler
  1750. *
  1751. * This api resets the default cpu ring map
  1752. */
  1753. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1754. {
  1755. uint8_t i;
  1756. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1757. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1758. if (nss_config == 1) {
  1759. /*
  1760. * Setting Tx ring map for one nss offloaded radio
  1761. */
  1762. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1763. } else if (nss_config == 2) {
  1764. /*
  1765. * Setting Tx ring for two nss offloaded radios
  1766. */
  1767. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1768. } else {
  1769. /*
  1770. * Setting Tx ring map for all nss offloaded radios
  1771. */
  1772. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1773. }
  1774. }
  1775. }
  1776. /*
  1777. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1778. * @dp_soc - DP soc handle
  1779. * @ring_type - ring type
  1780. * @ring_num - ring_num
  1781. *
  1782. * return 0 or 1
  1783. */
  1784. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1785. {
  1786. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1787. uint8_t status = 0;
  1788. switch (ring_type) {
  1789. case WBM2SW_RELEASE:
  1790. case REO_DST:
  1791. case RXDMA_BUF:
  1792. status = ((nss_config) & (1 << ring_num));
  1793. break;
  1794. default:
  1795. break;
  1796. }
  1797. return status;
  1798. }
  1799. /*
  1800. * dp_soc_reset_intr_mask() - reset interrupt mask
  1801. * @dp_soc - DP Soc handle
  1802. *
  1803. * Return: Return void
  1804. */
  1805. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1806. {
  1807. uint8_t j;
  1808. int *grp_mask = NULL;
  1809. int group_number, mask, num_ring;
  1810. /* number of tx ring */
  1811. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1812. /*
  1813. * group mask for tx completion ring.
  1814. */
  1815. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1816. /* loop and reset the mask for only offloaded ring */
  1817. for (j = 0; j < num_ring; j++) {
  1818. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1819. continue;
  1820. }
  1821. /*
  1822. * Group number corresponding to tx offloaded ring.
  1823. */
  1824. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1825. if (group_number < 0) {
  1826. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1827. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1828. WBM2SW_RELEASE, j);
  1829. return;
  1830. }
  1831. /* reset the tx mask for offloaded ring */
  1832. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1833. mask &= (~(1 << j));
  1834. /*
  1835. * reset the interrupt mask for offloaded ring.
  1836. */
  1837. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1838. }
  1839. /* number of rx rings */
  1840. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1841. /*
  1842. * group mask for reo destination ring.
  1843. */
  1844. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1845. /* loop and reset the mask for only offloaded ring */
  1846. for (j = 0; j < num_ring; j++) {
  1847. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1848. continue;
  1849. }
  1850. /*
  1851. * Group number corresponding to rx offloaded ring.
  1852. */
  1853. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1854. if (group_number < 0) {
  1855. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1856. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1857. REO_DST, j);
  1858. return;
  1859. }
  1860. /* set the interrupt mask for offloaded ring */
  1861. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1862. mask &= (~(1 << j));
  1863. /*
  1864. * set the interrupt mask to zero for rx offloaded radio.
  1865. */
  1866. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1867. }
  1868. /*
  1869. * group mask for Rx buffer refill ring
  1870. */
  1871. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1872. /* loop and reset the mask for only offloaded ring */
  1873. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1874. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1875. continue;
  1876. }
  1877. /*
  1878. * Group number corresponding to rx offloaded ring.
  1879. */
  1880. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1881. if (group_number < 0) {
  1882. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1883. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1884. REO_DST, j);
  1885. return;
  1886. }
  1887. /* set the interrupt mask for offloaded ring */
  1888. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1889. group_number);
  1890. mask &= (~(1 << j));
  1891. /*
  1892. * set the interrupt mask to zero for rx offloaded radio.
  1893. */
  1894. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1895. group_number, mask);
  1896. }
  1897. }
  1898. #ifdef IPA_OFFLOAD
  1899. /**
  1900. * dp_reo_remap_config() - configure reo remap register value based
  1901. * nss configuration.
  1902. * based on offload_radio value below remap configuration
  1903. * get applied.
  1904. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1905. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1906. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1907. * 3 - both Radios handled by NSS (remap not required)
  1908. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1909. *
  1910. * @remap1: output parameter indicates reo remap 1 register value
  1911. * @remap2: output parameter indicates reo remap 2 register value
  1912. * Return: bool type, true if remap is configured else false.
  1913. */
  1914. static bool dp_reo_remap_config(struct dp_soc *soc,
  1915. uint32_t *remap1,
  1916. uint32_t *remap2)
  1917. {
  1918. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1919. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1920. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1921. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1922. return true;
  1923. }
  1924. #else
  1925. static bool dp_reo_remap_config(struct dp_soc *soc,
  1926. uint32_t *remap1,
  1927. uint32_t *remap2)
  1928. {
  1929. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1930. switch (offload_radio) {
  1931. case 0:
  1932. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1933. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1934. (0x3 << 18) | (0x4 << 21)) << 8;
  1935. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1936. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1937. (0x3 << 18) | (0x4 << 21)) << 8;
  1938. break;
  1939. case 1:
  1940. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1941. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1942. (0x2 << 18) | (0x3 << 21)) << 8;
  1943. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1944. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1945. (0x4 << 18) | (0x2 << 21)) << 8;
  1946. break;
  1947. case 2:
  1948. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1949. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1950. (0x1 << 18) | (0x3 << 21)) << 8;
  1951. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1952. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1953. (0x4 << 18) | (0x1 << 21)) << 8;
  1954. break;
  1955. case 3:
  1956. /* return false if both radios are offloaded to NSS */
  1957. return false;
  1958. }
  1959. return true;
  1960. }
  1961. #endif
  1962. /*
  1963. * dp_reo_frag_dst_set() - configure reo register to set the
  1964. * fragment destination ring
  1965. * @soc : Datapath soc
  1966. * @frag_dst_ring : output parameter to set fragment destination ring
  1967. *
  1968. * Based on offload_radio below fragment destination rings is selected
  1969. * 0 - TCL
  1970. * 1 - SW1
  1971. * 2 - SW2
  1972. * 3 - SW3
  1973. * 4 - SW4
  1974. * 5 - Release
  1975. * 6 - FW
  1976. * 7 - alternate select
  1977. *
  1978. * return: void
  1979. */
  1980. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1981. {
  1982. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1983. switch (offload_radio) {
  1984. case 0:
  1985. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1986. break;
  1987. case 3:
  1988. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1989. break;
  1990. default:
  1991. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1992. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1993. break;
  1994. }
  1995. }
  1996. /*
  1997. * dp_soc_cmn_setup() - Common SoC level initializion
  1998. * @soc: Datapath SOC handle
  1999. *
  2000. * This is an internal function used to setup common SOC data structures,
  2001. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2002. */
  2003. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2004. {
  2005. int i;
  2006. struct hal_reo_params reo_params;
  2007. int tx_ring_size;
  2008. int tx_comp_ring_size;
  2009. int reo_dst_ring_size;
  2010. uint32_t entries;
  2011. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2012. if (qdf_atomic_read(&soc->cmn_init_done))
  2013. return 0;
  2014. if (dp_hw_link_desc_pool_setup(soc))
  2015. goto fail1;
  2016. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2017. /* Setup SRNG rings */
  2018. /* Common rings */
  2019. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2020. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2021. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2022. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2023. goto fail1;
  2024. }
  2025. soc->num_tcl_data_rings = 0;
  2026. /* Tx data rings */
  2027. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2028. soc->num_tcl_data_rings =
  2029. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2030. tx_comp_ring_size =
  2031. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2032. tx_ring_size =
  2033. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2034. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2035. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2036. TCL_DATA, i, 0, tx_ring_size)) {
  2037. QDF_TRACE(QDF_MODULE_ID_DP,
  2038. QDF_TRACE_LEVEL_ERROR,
  2039. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2040. goto fail1;
  2041. }
  2042. /*
  2043. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2044. * count
  2045. */
  2046. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2047. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2048. QDF_TRACE(QDF_MODULE_ID_DP,
  2049. QDF_TRACE_LEVEL_ERROR,
  2050. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2051. goto fail1;
  2052. }
  2053. }
  2054. } else {
  2055. /* This will be incremented during per pdev ring setup */
  2056. soc->num_tcl_data_rings = 0;
  2057. }
  2058. if (dp_tx_soc_attach(soc)) {
  2059. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2060. FL("dp_tx_soc_attach failed"));
  2061. goto fail1;
  2062. }
  2063. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2064. /* TCL command and status rings */
  2065. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2066. entries)) {
  2067. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2068. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2069. goto fail1;
  2070. }
  2071. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2072. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2073. entries)) {
  2074. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2075. FL("dp_srng_setup failed for tcl_status_ring"));
  2076. goto fail1;
  2077. }
  2078. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2079. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2080. * descriptors
  2081. */
  2082. /* Rx data rings */
  2083. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2084. soc->num_reo_dest_rings =
  2085. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2086. QDF_TRACE(QDF_MODULE_ID_DP,
  2087. QDF_TRACE_LEVEL_INFO,
  2088. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2089. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2090. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2091. i, 0, reo_dst_ring_size)) {
  2092. QDF_TRACE(QDF_MODULE_ID_DP,
  2093. QDF_TRACE_LEVEL_ERROR,
  2094. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2095. goto fail1;
  2096. }
  2097. }
  2098. } else {
  2099. /* This will be incremented during per pdev ring setup */
  2100. soc->num_reo_dest_rings = 0;
  2101. }
  2102. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2103. /* LMAC RxDMA to SW Rings configuration */
  2104. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2105. /* Only valid for MCL */
  2106. struct dp_pdev *pdev = soc->pdev_list[0];
  2107. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2108. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2109. RXDMA_DST, 0, i,
  2110. entries)) {
  2111. QDF_TRACE(QDF_MODULE_ID_DP,
  2112. QDF_TRACE_LEVEL_ERROR,
  2113. FL(RNG_ERR "rxdma_err_dst_ring"));
  2114. goto fail1;
  2115. }
  2116. }
  2117. }
  2118. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2119. /* REO reinjection ring */
  2120. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2121. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2122. entries)) {
  2123. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2124. FL("dp_srng_setup failed for reo_reinject_ring"));
  2125. goto fail1;
  2126. }
  2127. /* Rx release ring */
  2128. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2129. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2130. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2131. FL("dp_srng_setup failed for rx_rel_ring"));
  2132. goto fail1;
  2133. }
  2134. /* Rx exception ring */
  2135. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2136. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2137. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2138. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2139. FL("dp_srng_setup failed for reo_exception_ring"));
  2140. goto fail1;
  2141. }
  2142. /* REO command and status rings */
  2143. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2144. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2145. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2146. FL("dp_srng_setup failed for reo_cmd_ring"));
  2147. goto fail1;
  2148. }
  2149. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2150. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2151. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2152. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2153. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2154. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2155. FL("dp_srng_setup failed for reo_status_ring"));
  2156. goto fail1;
  2157. }
  2158. qdf_spinlock_create(&soc->ast_lock);
  2159. dp_soc_wds_attach(soc);
  2160. /* Reset the cpu ring map if radio is NSS offloaded */
  2161. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2162. dp_soc_reset_cpu_ring_map(soc);
  2163. dp_soc_reset_intr_mask(soc);
  2164. }
  2165. /* Setup HW REO */
  2166. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2167. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2168. /*
  2169. * Reo ring remap is not required if both radios
  2170. * are offloaded to NSS
  2171. */
  2172. if (!dp_reo_remap_config(soc,
  2173. &reo_params.remap1,
  2174. &reo_params.remap2))
  2175. goto out;
  2176. reo_params.rx_hash_enabled = true;
  2177. }
  2178. /* setup the global rx defrag waitlist */
  2179. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2180. soc->rx.defrag.timeout_ms =
  2181. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2182. soc->rx.flags.defrag_timeout_check =
  2183. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2184. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2185. out:
  2186. /*
  2187. * set the fragment destination ring
  2188. */
  2189. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2190. hal_reo_setup(soc->hal_soc, &reo_params);
  2191. qdf_atomic_set(&soc->cmn_init_done, 1);
  2192. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2193. return 0;
  2194. fail1:
  2195. /*
  2196. * Cleanup will be done as part of soc_detach, which will
  2197. * be called on pdev attach failure
  2198. */
  2199. return QDF_STATUS_E_FAILURE;
  2200. }
  2201. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2202. static void dp_lro_hash_setup(struct dp_soc *soc)
  2203. {
  2204. struct cdp_lro_hash_config lro_hash;
  2205. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2206. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2207. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2208. FL("LRO disabled RX hash disabled"));
  2209. return;
  2210. }
  2211. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2212. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2213. lro_hash.lro_enable = 1;
  2214. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2215. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2216. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2217. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2218. }
  2219. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2220. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2221. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2222. LRO_IPV4_SEED_ARR_SZ));
  2223. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2224. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2225. LRO_IPV6_SEED_ARR_SZ));
  2226. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2227. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2228. lro_hash.lro_enable, lro_hash.tcp_flag,
  2229. lro_hash.tcp_flag_mask);
  2230. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2231. QDF_TRACE_LEVEL_ERROR,
  2232. (void *)lro_hash.toeplitz_hash_ipv4,
  2233. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2234. LRO_IPV4_SEED_ARR_SZ));
  2235. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2236. QDF_TRACE_LEVEL_ERROR,
  2237. (void *)lro_hash.toeplitz_hash_ipv6,
  2238. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2239. LRO_IPV6_SEED_ARR_SZ));
  2240. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2241. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2242. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2243. (soc->ctrl_psoc, &lro_hash);
  2244. }
  2245. /*
  2246. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2247. * @soc: data path SoC handle
  2248. * @pdev: Physical device handle
  2249. *
  2250. * Return: 0 - success, > 0 - failure
  2251. */
  2252. #ifdef QCA_HOST2FW_RXBUF_RING
  2253. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2254. struct dp_pdev *pdev)
  2255. {
  2256. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2257. int max_mac_rings;
  2258. int i;
  2259. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2260. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2261. for (i = 0; i < max_mac_rings; i++) {
  2262. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2263. "%s: pdev_id %d mac_id %d",
  2264. __func__, pdev->pdev_id, i);
  2265. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2266. RXDMA_BUF, 1, i,
  2267. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2268. QDF_TRACE(QDF_MODULE_ID_DP,
  2269. QDF_TRACE_LEVEL_ERROR,
  2270. FL("failed rx mac ring setup"));
  2271. return QDF_STATUS_E_FAILURE;
  2272. }
  2273. }
  2274. return QDF_STATUS_SUCCESS;
  2275. }
  2276. #else
  2277. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2278. struct dp_pdev *pdev)
  2279. {
  2280. return QDF_STATUS_SUCCESS;
  2281. }
  2282. #endif
  2283. /**
  2284. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2285. * @pdev - DP_PDEV handle
  2286. *
  2287. * Return: void
  2288. */
  2289. static inline void
  2290. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2291. {
  2292. uint8_t map_id;
  2293. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2294. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2295. sizeof(default_dscp_tid_map));
  2296. }
  2297. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2298. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2299. pdev->dscp_tid_map[map_id],
  2300. map_id);
  2301. }
  2302. }
  2303. #ifdef QCA_SUPPORT_SON
  2304. /**
  2305. * dp_mark_peer_inact(): Update peer inactivity status
  2306. * @peer_handle - datapath peer handle
  2307. *
  2308. * Return: void
  2309. */
  2310. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2311. {
  2312. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2313. struct dp_pdev *pdev;
  2314. struct dp_soc *soc;
  2315. bool inactive_old;
  2316. if (!peer)
  2317. return;
  2318. pdev = peer->vdev->pdev;
  2319. soc = pdev->soc;
  2320. inactive_old = peer->peer_bs_inact_flag == 1;
  2321. if (!inactive)
  2322. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2323. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2324. if (inactive_old != inactive) {
  2325. /**
  2326. * Note: a node lookup can happen in RX datapath context
  2327. * when a node changes from inactive to active (at most once
  2328. * per inactivity timeout threshold)
  2329. */
  2330. if (soc->cdp_soc.ol_ops->record_act_change) {
  2331. soc->cdp_soc.ol_ops->record_act_change(
  2332. (void *)pdev->ctrl_pdev,
  2333. peer->mac_addr.raw, !inactive);
  2334. }
  2335. }
  2336. }
  2337. /**
  2338. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2339. *
  2340. * Periodically checks the inactivity status
  2341. */
  2342. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2343. {
  2344. struct dp_pdev *pdev;
  2345. struct dp_vdev *vdev;
  2346. struct dp_peer *peer;
  2347. struct dp_soc *soc;
  2348. int i;
  2349. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2350. qdf_spin_lock(&soc->peer_ref_mutex);
  2351. for (i = 0; i < soc->pdev_count; i++) {
  2352. pdev = soc->pdev_list[i];
  2353. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2354. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2355. if (vdev->opmode != wlan_op_mode_ap)
  2356. continue;
  2357. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2358. if (!peer->authorize) {
  2359. /**
  2360. * Inactivity check only interested in
  2361. * connected node
  2362. */
  2363. continue;
  2364. }
  2365. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2366. /**
  2367. * This check ensures we do not wait extra long
  2368. * due to the potential race condition
  2369. */
  2370. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2371. }
  2372. if (peer->peer_bs_inact > 0) {
  2373. /* Do not let it wrap around */
  2374. peer->peer_bs_inact--;
  2375. }
  2376. if (peer->peer_bs_inact == 0)
  2377. dp_mark_peer_inact(peer, true);
  2378. }
  2379. }
  2380. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2381. }
  2382. qdf_spin_unlock(&soc->peer_ref_mutex);
  2383. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2384. soc->pdev_bs_inact_interval * 1000);
  2385. }
  2386. /**
  2387. * dp_free_inact_timer(): free inact timer
  2388. * @timer - inact timer handle
  2389. *
  2390. * Return: bool
  2391. */
  2392. void dp_free_inact_timer(struct dp_soc *soc)
  2393. {
  2394. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2395. }
  2396. #else
  2397. void dp_mark_peer_inact(void *peer, bool inactive)
  2398. {
  2399. return;
  2400. }
  2401. void dp_free_inact_timer(struct dp_soc *soc)
  2402. {
  2403. return;
  2404. }
  2405. #endif
  2406. #ifdef IPA_OFFLOAD
  2407. /**
  2408. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2409. * @soc: data path instance
  2410. * @pdev: core txrx pdev context
  2411. *
  2412. * Return: QDF_STATUS_SUCCESS: success
  2413. * QDF_STATUS_E_RESOURCES: Error return
  2414. */
  2415. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2416. struct dp_pdev *pdev)
  2417. {
  2418. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2419. int entries;
  2420. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2421. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2422. /* Setup second Rx refill buffer ring */
  2423. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2424. IPA_RX_REFILL_BUF_RING_IDX,
  2425. pdev->pdev_id,
  2426. entries)) {
  2427. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2428. FL("dp_srng_setup failed second rx refill ring"));
  2429. return QDF_STATUS_E_FAILURE;
  2430. }
  2431. return QDF_STATUS_SUCCESS;
  2432. }
  2433. /**
  2434. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2435. * @soc: data path instance
  2436. * @pdev: core txrx pdev context
  2437. *
  2438. * Return: void
  2439. */
  2440. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2441. struct dp_pdev *pdev)
  2442. {
  2443. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2444. IPA_RX_REFILL_BUF_RING_IDX);
  2445. }
  2446. #else
  2447. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2448. struct dp_pdev *pdev)
  2449. {
  2450. return QDF_STATUS_SUCCESS;
  2451. }
  2452. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2453. struct dp_pdev *pdev)
  2454. {
  2455. }
  2456. #endif
  2457. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2458. static
  2459. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2460. {
  2461. int mac_id = 0;
  2462. int pdev_id = pdev->pdev_id;
  2463. int entries;
  2464. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2465. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2466. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2467. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2468. entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2469. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2470. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2471. entries)) {
  2472. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2473. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2474. return QDF_STATUS_E_NOMEM;
  2475. }
  2476. entries = wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2477. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2478. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2479. entries)) {
  2480. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2481. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2482. return QDF_STATUS_E_NOMEM;
  2483. }
  2484. entries = wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2485. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2486. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2487. entries)) {
  2488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2489. FL(RNG_ERR "rxdma_mon_status_ring"));
  2490. return QDF_STATUS_E_NOMEM;
  2491. }
  2492. entries = wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2493. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2494. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2495. entries)) {
  2496. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2497. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2498. return QDF_STATUS_E_NOMEM;
  2499. }
  2500. }
  2501. return QDF_STATUS_SUCCESS;
  2502. }
  2503. #else
  2504. static QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2505. {
  2506. return QDF_STATUS_SUCCESS;
  2507. }
  2508. #endif
  2509. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2510. * @pdev_hdl: pdev handle
  2511. */
  2512. #ifdef ATH_SUPPORT_EXT_STAT
  2513. void dp_iterate_update_peer_list(void *pdev_hdl)
  2514. {
  2515. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2516. struct dp_vdev *vdev = NULL;
  2517. struct dp_peer *peer = NULL;
  2518. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2519. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2520. dp_cal_client_update_peer_stats(&peer->stats);
  2521. }
  2522. }
  2523. }
  2524. #else
  2525. void dp_iterate_update_peer_list(void *pdev_hdl)
  2526. {
  2527. }
  2528. #endif
  2529. /*
  2530. * dp_pdev_attach_wifi3() - attach txrx pdev
  2531. * @ctrl_pdev: Opaque PDEV object
  2532. * @txrx_soc: Datapath SOC handle
  2533. * @htc_handle: HTC handle for host-target interface
  2534. * @qdf_osdev: QDF OS device
  2535. * @pdev_id: PDEV ID
  2536. *
  2537. * Return: DP PDEV handle on success, NULL on failure
  2538. */
  2539. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2540. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2541. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2542. {
  2543. int tx_ring_size;
  2544. int tx_comp_ring_size;
  2545. int reo_dst_ring_size;
  2546. int entries;
  2547. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2548. int nss_cfg;
  2549. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2550. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2551. if (!pdev) {
  2552. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2553. FL("DP PDEV memory allocation failed"));
  2554. goto fail0;
  2555. }
  2556. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2557. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2558. if (!pdev->wlan_cfg_ctx) {
  2559. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2560. FL("pdev cfg_attach failed"));
  2561. qdf_mem_free(pdev);
  2562. goto fail0;
  2563. }
  2564. /*
  2565. * set nss pdev config based on soc config
  2566. */
  2567. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2568. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2569. (nss_cfg & (1 << pdev_id)));
  2570. pdev->soc = soc;
  2571. pdev->ctrl_pdev = ctrl_pdev;
  2572. pdev->pdev_id = pdev_id;
  2573. soc->pdev_list[pdev_id] = pdev;
  2574. soc->pdev_count++;
  2575. TAILQ_INIT(&pdev->vdev_list);
  2576. qdf_spinlock_create(&pdev->vdev_list_lock);
  2577. pdev->vdev_count = 0;
  2578. qdf_spinlock_create(&pdev->tx_mutex);
  2579. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2580. TAILQ_INIT(&pdev->neighbour_peers_list);
  2581. pdev->neighbour_peers_added = false;
  2582. if (dp_soc_cmn_setup(soc)) {
  2583. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2584. FL("dp_soc_cmn_setup failed"));
  2585. goto fail1;
  2586. }
  2587. /* Setup per PDEV TCL rings if configured */
  2588. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2589. tx_ring_size =
  2590. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2591. tx_comp_ring_size =
  2592. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2593. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2594. pdev_id, pdev_id, tx_ring_size)) {
  2595. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2596. FL("dp_srng_setup failed for tcl_data_ring"));
  2597. goto fail1;
  2598. }
  2599. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2600. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2601. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2602. FL("dp_srng_setup failed for tx_comp_ring"));
  2603. goto fail1;
  2604. }
  2605. soc->num_tcl_data_rings++;
  2606. }
  2607. /* Tx specific init */
  2608. if (dp_tx_pdev_attach(pdev)) {
  2609. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2610. FL("dp_tx_pdev_attach failed"));
  2611. goto fail1;
  2612. }
  2613. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2614. /* Setup per PDEV REO rings if configured */
  2615. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2616. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2617. pdev_id, pdev_id, reo_dst_ring_size)) {
  2618. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2619. FL("dp_srng_setup failed for reo_dest_ringn"));
  2620. goto fail1;
  2621. }
  2622. soc->num_reo_dest_rings++;
  2623. }
  2624. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2625. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2626. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2627. FL("dp_srng_setup failed rx refill ring"));
  2628. goto fail1;
  2629. }
  2630. if (dp_rxdma_ring_setup(soc, pdev)) {
  2631. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2632. FL("RXDMA ring config failed"));
  2633. goto fail1;
  2634. }
  2635. if (dp_mon_rings_setup(soc, pdev)) {
  2636. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2637. FL("MONITOR rings setup failed"));
  2638. goto fail1;
  2639. }
  2640. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2641. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2642. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2643. 0, pdev_id,
  2644. entries)) {
  2645. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2646. FL(RNG_ERR "rxdma_err_dst_ring"));
  2647. goto fail1;
  2648. }
  2649. }
  2650. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2651. goto fail1;
  2652. if (dp_ipa_ring_resource_setup(soc, pdev))
  2653. goto fail1;
  2654. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2655. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2656. FL("dp_ipa_uc_attach failed"));
  2657. goto fail1;
  2658. }
  2659. /* Rx specific init */
  2660. if (dp_rx_pdev_attach(pdev)) {
  2661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2662. FL("dp_rx_pdev_attach failed"));
  2663. goto fail0;
  2664. }
  2665. DP_STATS_INIT(pdev);
  2666. /* Monitor filter init */
  2667. pdev->mon_filter_mode = MON_FILTER_ALL;
  2668. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2669. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2670. pdev->fp_data_filter = FILTER_DATA_ALL;
  2671. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2672. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2673. pdev->mo_data_filter = FILTER_DATA_ALL;
  2674. dp_local_peer_id_pool_init(pdev);
  2675. dp_dscp_tid_map_setup(pdev);
  2676. /* Rx monitor mode specific init */
  2677. if (dp_rx_pdev_mon_attach(pdev)) {
  2678. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2679. "dp_rx_pdev_attach failed");
  2680. goto fail1;
  2681. }
  2682. if (dp_wdi_event_attach(pdev)) {
  2683. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2684. "dp_wdi_evet_attach failed");
  2685. goto fail1;
  2686. }
  2687. /* set the reo destination during initialization */
  2688. pdev->reo_dest = pdev->pdev_id + 1;
  2689. /*
  2690. * initialize ppdu tlv list
  2691. */
  2692. TAILQ_INIT(&pdev->ppdu_info_list);
  2693. pdev->tlv_count = 0;
  2694. pdev->list_depth = 0;
  2695. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2696. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2697. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2698. TRUE);
  2699. /* initlialize cal client timer */
  2700. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2701. &dp_iterate_update_peer_list);
  2702. return (struct cdp_pdev *)pdev;
  2703. fail1:
  2704. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2705. fail0:
  2706. return NULL;
  2707. }
  2708. /*
  2709. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2710. * @soc: data path SoC handle
  2711. * @pdev: Physical device handle
  2712. *
  2713. * Return: void
  2714. */
  2715. #ifdef QCA_HOST2FW_RXBUF_RING
  2716. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2717. struct dp_pdev *pdev)
  2718. {
  2719. int max_mac_rings =
  2720. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2721. int i;
  2722. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2723. max_mac_rings : MAX_RX_MAC_RINGS;
  2724. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2725. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2726. RXDMA_BUF, 1);
  2727. qdf_timer_free(&soc->mon_reap_timer);
  2728. }
  2729. #else
  2730. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2731. struct dp_pdev *pdev)
  2732. {
  2733. }
  2734. #endif
  2735. /*
  2736. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2737. * @pdev: device object
  2738. *
  2739. * Return: void
  2740. */
  2741. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2742. {
  2743. struct dp_neighbour_peer *peer = NULL;
  2744. struct dp_neighbour_peer *temp_peer = NULL;
  2745. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2746. neighbour_peer_list_elem, temp_peer) {
  2747. /* delete this peer from the list */
  2748. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2749. peer, neighbour_peer_list_elem);
  2750. qdf_mem_free(peer);
  2751. }
  2752. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2753. }
  2754. /**
  2755. * dp_htt_ppdu_stats_detach() - detach stats resources
  2756. * @pdev: Datapath PDEV handle
  2757. *
  2758. * Return: void
  2759. */
  2760. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2761. {
  2762. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2763. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2764. ppdu_info_list_elem, ppdu_info_next) {
  2765. if (!ppdu_info)
  2766. break;
  2767. qdf_assert_always(ppdu_info->nbuf);
  2768. qdf_nbuf_free(ppdu_info->nbuf);
  2769. qdf_mem_free(ppdu_info);
  2770. }
  2771. }
  2772. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2773. static
  2774. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2775. int mac_id)
  2776. {
  2777. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2778. RXDMA_MONITOR_BUF, 0);
  2779. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2780. RXDMA_MONITOR_DST, 0);
  2781. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2782. RXDMA_MONITOR_STATUS, 0);
  2783. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2784. RXDMA_MONITOR_DESC, 0);
  2785. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2786. RXDMA_DST, 0);
  2787. }
  2788. #else
  2789. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2790. int mac_id)
  2791. {
  2792. }
  2793. #endif
  2794. /*
  2795. * dp_pdev_detach_wifi3() - detach txrx pdev
  2796. * @txrx_pdev: Datapath PDEV handle
  2797. * @force: Force detach
  2798. *
  2799. */
  2800. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2801. {
  2802. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2803. struct dp_soc *soc = pdev->soc;
  2804. qdf_nbuf_t curr_nbuf, next_nbuf;
  2805. int mac_id;
  2806. dp_wdi_event_detach(pdev);
  2807. dp_tx_pdev_detach(pdev);
  2808. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2809. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2810. TCL_DATA, pdev->pdev_id);
  2811. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2812. WBM2SW_RELEASE, pdev->pdev_id);
  2813. }
  2814. dp_pktlogmod_exit(pdev);
  2815. dp_rx_pdev_detach(pdev);
  2816. dp_rx_pdev_mon_detach(pdev);
  2817. dp_neighbour_peers_detach(pdev);
  2818. qdf_spinlock_destroy(&pdev->tx_mutex);
  2819. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2820. dp_ipa_uc_detach(soc, pdev);
  2821. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2822. /* Cleanup per PDEV REO rings if configured */
  2823. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2824. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2825. REO_DST, pdev->pdev_id);
  2826. }
  2827. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2828. dp_rxdma_ring_cleanup(soc, pdev);
  2829. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2830. dp_mon_ring_deinit(soc, pdev, mac_id);
  2831. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2832. RXDMA_DST, 0);
  2833. }
  2834. curr_nbuf = pdev->invalid_peer_head_msdu;
  2835. while (curr_nbuf) {
  2836. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2837. qdf_nbuf_free(curr_nbuf);
  2838. curr_nbuf = next_nbuf;
  2839. }
  2840. dp_htt_ppdu_stats_detach(pdev);
  2841. qdf_nbuf_free(pdev->sojourn_buf);
  2842. dp_cal_client_detach(&pdev->cal_client_ctx);
  2843. soc->pdev_list[pdev->pdev_id] = NULL;
  2844. soc->pdev_count--;
  2845. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2846. qdf_mem_free(pdev->dp_txrx_handle);
  2847. qdf_mem_free(pdev);
  2848. }
  2849. /*
  2850. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2851. * @soc: DP SOC handle
  2852. */
  2853. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2854. {
  2855. struct reo_desc_list_node *desc;
  2856. struct dp_rx_tid *rx_tid;
  2857. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2858. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2859. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2860. rx_tid = &desc->rx_tid;
  2861. qdf_mem_unmap_nbytes_single(soc->osdev,
  2862. rx_tid->hw_qdesc_paddr,
  2863. QDF_DMA_BIDIRECTIONAL,
  2864. rx_tid->hw_qdesc_alloc_size);
  2865. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2866. qdf_mem_free(desc);
  2867. }
  2868. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2869. qdf_list_destroy(&soc->reo_desc_freelist);
  2870. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2871. }
  2872. /*
  2873. * dp_soc_detach_wifi3() - Detach txrx SOC
  2874. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2875. */
  2876. static void dp_soc_detach_wifi3(void *txrx_soc)
  2877. {
  2878. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2879. int i;
  2880. qdf_atomic_set(&soc->cmn_init_done, 0);
  2881. qdf_flush_work(&soc->htt_stats.work);
  2882. qdf_disable_work(&soc->htt_stats.work);
  2883. /* Free pending htt stats messages */
  2884. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2885. dp_free_inact_timer(soc);
  2886. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2887. if (soc->pdev_list[i])
  2888. dp_pdev_detach_wifi3(
  2889. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2890. }
  2891. dp_peer_find_detach(soc);
  2892. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2893. * SW descriptors
  2894. */
  2895. /* Free the ring memories */
  2896. /* Common rings */
  2897. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2898. dp_tx_soc_detach(soc);
  2899. /* Tx data rings */
  2900. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2901. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2902. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2903. TCL_DATA, i);
  2904. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2905. WBM2SW_RELEASE, i);
  2906. }
  2907. }
  2908. /* TCL command and status rings */
  2909. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2910. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2911. /* Rx data rings */
  2912. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2913. soc->num_reo_dest_rings =
  2914. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2915. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2916. /* TODO: Get number of rings and ring sizes
  2917. * from wlan_cfg
  2918. */
  2919. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2920. REO_DST, i);
  2921. }
  2922. }
  2923. /* REO reinjection ring */
  2924. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2925. /* Rx release ring */
  2926. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2927. /* Rx exception ring */
  2928. /* TODO: Better to store ring_type and ring_num in
  2929. * dp_srng during setup
  2930. */
  2931. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2932. /* REO command and status rings */
  2933. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2934. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2935. dp_hw_link_desc_pool_cleanup(soc);
  2936. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2937. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2938. htt_soc_detach(soc->htt_handle);
  2939. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2940. dp_reo_cmdlist_destroy(soc);
  2941. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2942. dp_reo_desc_freelist_destroy(soc);
  2943. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2944. dp_soc_wds_detach(soc);
  2945. qdf_spinlock_destroy(&soc->ast_lock);
  2946. qdf_mem_free(soc);
  2947. }
  2948. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2949. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2950. struct dp_pdev *pdev,
  2951. int mac_id,
  2952. int mac_for_pdev)
  2953. {
  2954. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2955. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2956. RXDMA_MONITOR_BUF);
  2957. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2958. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2959. RXDMA_MONITOR_DST);
  2960. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2961. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2962. RXDMA_MONITOR_STATUS);
  2963. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2964. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2965. RXDMA_MONITOR_DESC);
  2966. }
  2967. #else
  2968. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2969. struct dp_pdev *pdev,
  2970. int mac_id,
  2971. int mac_for_pdev)
  2972. {
  2973. }
  2974. #endif
  2975. /*
  2976. * dp_rxdma_ring_config() - configure the RX DMA rings
  2977. *
  2978. * This function is used to configure the MAC rings.
  2979. * On MCL host provides buffers in Host2FW ring
  2980. * FW refills (copies) buffers to the ring and updates
  2981. * ring_idx in register
  2982. *
  2983. * @soc: data path SoC handle
  2984. *
  2985. * Return: void
  2986. */
  2987. #ifdef QCA_HOST2FW_RXBUF_RING
  2988. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2989. {
  2990. int i;
  2991. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2992. struct dp_pdev *pdev = soc->pdev_list[i];
  2993. if (pdev) {
  2994. int mac_id;
  2995. bool dbs_enable = 0;
  2996. int max_mac_rings =
  2997. wlan_cfg_get_num_mac_rings
  2998. (pdev->wlan_cfg_ctx);
  2999. htt_srng_setup(soc->htt_handle, 0,
  3000. pdev->rx_refill_buf_ring.hal_srng,
  3001. RXDMA_BUF);
  3002. if (pdev->rx_refill_buf_ring2.hal_srng)
  3003. htt_srng_setup(soc->htt_handle, 0,
  3004. pdev->rx_refill_buf_ring2.hal_srng,
  3005. RXDMA_BUF);
  3006. if (soc->cdp_soc.ol_ops->
  3007. is_hw_dbs_2x2_capable) {
  3008. dbs_enable = soc->cdp_soc.ol_ops->
  3009. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3010. }
  3011. if (dbs_enable) {
  3012. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3013. QDF_TRACE_LEVEL_ERROR,
  3014. FL("DBS enabled max_mac_rings %d"),
  3015. max_mac_rings);
  3016. } else {
  3017. max_mac_rings = 1;
  3018. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3019. QDF_TRACE_LEVEL_ERROR,
  3020. FL("DBS disabled, max_mac_rings %d"),
  3021. max_mac_rings);
  3022. }
  3023. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3024. FL("pdev_id %d max_mac_rings %d"),
  3025. pdev->pdev_id, max_mac_rings);
  3026. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3027. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3028. mac_id, pdev->pdev_id);
  3029. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3030. QDF_TRACE_LEVEL_ERROR,
  3031. FL("mac_id %d"), mac_for_pdev);
  3032. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3033. pdev->rx_mac_buf_ring[mac_id]
  3034. .hal_srng,
  3035. RXDMA_BUF);
  3036. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3037. pdev->rxdma_err_dst_ring[mac_id]
  3038. .hal_srng,
  3039. RXDMA_DST);
  3040. /* Configure monitor mode rings */
  3041. dp_mon_htt_srng_setup(soc, pdev, mac_id,
  3042. mac_for_pdev);
  3043. }
  3044. }
  3045. }
  3046. /*
  3047. * Timer to reap rxdma status rings.
  3048. * Needed until we enable ppdu end interrupts
  3049. */
  3050. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3051. dp_service_mon_rings, (void *)soc,
  3052. QDF_TIMER_TYPE_WAKE_APPS);
  3053. soc->reap_timer_init = 1;
  3054. }
  3055. #else
  3056. /* This is only for WIN */
  3057. static void dp_rxdma_ring_config(struct dp_soc *soc)
  3058. {
  3059. int i;
  3060. int mac_id;
  3061. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3062. struct dp_pdev *pdev = soc->pdev_list[i];
  3063. if (pdev == NULL)
  3064. continue;
  3065. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3066. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3067. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3068. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3069. #ifndef DISABLE_MON_CONFIG
  3070. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3071. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3072. RXDMA_MONITOR_BUF);
  3073. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3074. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3075. RXDMA_MONITOR_DST);
  3076. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3077. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3078. RXDMA_MONITOR_STATUS);
  3079. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3080. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3081. RXDMA_MONITOR_DESC);
  3082. #endif
  3083. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3084. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3085. RXDMA_DST);
  3086. }
  3087. }
  3088. }
  3089. #endif
  3090. /*
  3091. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3092. * @txrx_soc: Datapath SOC handle
  3093. */
  3094. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3095. {
  3096. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3097. htt_soc_attach_target(soc->htt_handle);
  3098. dp_rxdma_ring_config(soc);
  3099. DP_STATS_INIT(soc);
  3100. /* initialize work queue for stats processing */
  3101. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3102. return 0;
  3103. }
  3104. /*
  3105. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3106. * @txrx_soc: Datapath SOC handle
  3107. */
  3108. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3109. {
  3110. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3111. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3112. }
  3113. /*
  3114. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3115. * @txrx_soc: Datapath SOC handle
  3116. * @nss_cfg: nss config
  3117. */
  3118. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3119. {
  3120. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3121. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3122. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3123. /*
  3124. * TODO: masked out based on the per offloaded radio
  3125. */
  3126. if (config == dp_nss_cfg_dbdc) {
  3127. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3128. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3129. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3130. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3131. }
  3132. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3133. FL("nss-wifi<0> nss config is enabled"));
  3134. }
  3135. /*
  3136. * dp_vdev_attach_wifi3() - attach txrx vdev
  3137. * @txrx_pdev: Datapath PDEV handle
  3138. * @vdev_mac_addr: MAC address of the virtual interface
  3139. * @vdev_id: VDEV Id
  3140. * @wlan_op_mode: VDEV operating mode
  3141. *
  3142. * Return: DP VDEV handle on success, NULL on failure
  3143. */
  3144. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3145. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3146. {
  3147. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3148. struct dp_soc *soc = pdev->soc;
  3149. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3150. if (!vdev) {
  3151. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3152. FL("DP VDEV memory allocation failed"));
  3153. goto fail0;
  3154. }
  3155. vdev->pdev = pdev;
  3156. vdev->vdev_id = vdev_id;
  3157. vdev->opmode = op_mode;
  3158. vdev->osdev = soc->osdev;
  3159. vdev->osif_rx = NULL;
  3160. vdev->osif_rsim_rx_decap = NULL;
  3161. vdev->osif_get_key = NULL;
  3162. vdev->osif_rx_mon = NULL;
  3163. vdev->osif_tx_free_ext = NULL;
  3164. vdev->osif_vdev = NULL;
  3165. vdev->delete.pending = 0;
  3166. vdev->safemode = 0;
  3167. vdev->drop_unenc = 1;
  3168. vdev->sec_type = cdp_sec_type_none;
  3169. #ifdef notyet
  3170. vdev->filters_num = 0;
  3171. #endif
  3172. qdf_mem_copy(
  3173. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3174. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3175. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3176. vdev->dscp_tid_map_id = 0;
  3177. vdev->mcast_enhancement_en = 0;
  3178. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3179. /* TODO: Initialize default HTT meta data that will be used in
  3180. * TCL descriptors for packets transmitted from this VDEV
  3181. */
  3182. TAILQ_INIT(&vdev->peer_list);
  3183. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3184. /* add this vdev into the pdev's list */
  3185. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3186. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3187. pdev->vdev_count++;
  3188. dp_tx_vdev_attach(vdev);
  3189. if ((soc->intr_mode == DP_INTR_POLL) &&
  3190. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3191. if (pdev->vdev_count == 1)
  3192. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3193. }
  3194. dp_lro_hash_setup(soc);
  3195. /* LRO */
  3196. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3197. wlan_op_mode_sta == vdev->opmode)
  3198. vdev->lro_enable = true;
  3199. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3200. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3201. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3202. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3203. DP_STATS_INIT(vdev);
  3204. if (wlan_op_mode_sta == vdev->opmode)
  3205. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3206. vdev->mac_addr.raw,
  3207. NULL);
  3208. return (struct cdp_vdev *)vdev;
  3209. fail0:
  3210. return NULL;
  3211. }
  3212. /**
  3213. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3214. * @vdev: Datapath VDEV handle
  3215. * @osif_vdev: OSIF vdev handle
  3216. * @ctrl_vdev: UMAC vdev handle
  3217. * @txrx_ops: Tx and Rx operations
  3218. *
  3219. * Return: DP VDEV handle on success, NULL on failure
  3220. */
  3221. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3222. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3223. struct ol_txrx_ops *txrx_ops)
  3224. {
  3225. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3226. vdev->osif_vdev = osif_vdev;
  3227. vdev->ctrl_vdev = ctrl_vdev;
  3228. vdev->osif_rx = txrx_ops->rx.rx;
  3229. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3230. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3231. vdev->osif_get_key = txrx_ops->get_key;
  3232. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3233. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3234. #ifdef notyet
  3235. #if ATH_SUPPORT_WAPI
  3236. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3237. #endif
  3238. #endif
  3239. #ifdef UMAC_SUPPORT_PROXY_ARP
  3240. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3241. #endif
  3242. vdev->me_convert = txrx_ops->me_convert;
  3243. /* TODO: Enable the following once Tx code is integrated */
  3244. if (vdev->mesh_vdev)
  3245. txrx_ops->tx.tx = dp_tx_send_mesh;
  3246. else
  3247. txrx_ops->tx.tx = dp_tx_send;
  3248. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3249. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3250. "DP Vdev Register success");
  3251. }
  3252. /**
  3253. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3254. * @vdev: Datapath VDEV handle
  3255. *
  3256. * Return: void
  3257. */
  3258. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3259. {
  3260. struct dp_pdev *pdev = vdev->pdev;
  3261. struct dp_soc *soc = pdev->soc;
  3262. struct dp_peer *peer;
  3263. uint16_t *peer_ids;
  3264. uint8_t i = 0, j = 0;
  3265. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3266. if (!peer_ids) {
  3267. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3268. "DP alloc failure - unable to flush peers");
  3269. return;
  3270. }
  3271. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3272. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3273. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3274. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3275. if (j < soc->max_peers)
  3276. peer_ids[j++] = peer->peer_ids[i];
  3277. }
  3278. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3279. for (i = 0; i < j ; i++)
  3280. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3281. NULL, 0);
  3282. qdf_mem_free(peer_ids);
  3283. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3284. FL("Flushed peers for vdev object %pK "), vdev);
  3285. }
  3286. /*
  3287. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3288. * @txrx_vdev: Datapath VDEV handle
  3289. * @callback: Callback OL_IF on completion of detach
  3290. * @cb_context: Callback context
  3291. *
  3292. */
  3293. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3294. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3295. {
  3296. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3297. struct dp_pdev *pdev = vdev->pdev;
  3298. struct dp_soc *soc = pdev->soc;
  3299. struct dp_neighbour_peer *peer = NULL;
  3300. /* preconditions */
  3301. qdf_assert(vdev);
  3302. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3303. /* remove the vdev from its parent pdev's list */
  3304. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3305. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3306. if (wlan_op_mode_sta == vdev->opmode)
  3307. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3308. /*
  3309. * If Target is hung, flush all peers before detaching vdev
  3310. * this will free all references held due to missing
  3311. * unmap commands from Target
  3312. */
  3313. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3314. dp_vdev_flush_peers(vdev);
  3315. /*
  3316. * Use peer_ref_mutex while accessing peer_list, in case
  3317. * a peer is in the process of being removed from the list.
  3318. */
  3319. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3320. /* check that the vdev has no peers allocated */
  3321. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3322. /* debug print - will be removed later */
  3323. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3324. FL("not deleting vdev object %pK (%pM)"
  3325. "until deletion finishes for all its peers"),
  3326. vdev, vdev->mac_addr.raw);
  3327. /* indicate that the vdev needs to be deleted */
  3328. vdev->delete.pending = 1;
  3329. vdev->delete.callback = callback;
  3330. vdev->delete.context = cb_context;
  3331. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3332. return;
  3333. }
  3334. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3335. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3336. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3337. neighbour_peer_list_elem) {
  3338. QDF_ASSERT(peer->vdev != vdev);
  3339. }
  3340. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3341. dp_tx_vdev_detach(vdev);
  3342. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3343. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3344. qdf_mem_free(vdev);
  3345. if (callback)
  3346. callback(cb_context);
  3347. }
  3348. /*
  3349. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3350. * @soc - datapath soc handle
  3351. * @peer - datapath peer handle
  3352. *
  3353. * Delete the AST entries belonging to a peer
  3354. */
  3355. #ifdef FEATURE_AST
  3356. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3357. struct dp_peer *peer)
  3358. {
  3359. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3360. qdf_spin_lock_bh(&soc->ast_lock);
  3361. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3362. dp_peer_del_ast(soc, ast_entry);
  3363. peer->self_ast_entry = NULL;
  3364. TAILQ_INIT(&peer->ast_entry_list);
  3365. qdf_spin_unlock_bh(&soc->ast_lock);
  3366. }
  3367. #else
  3368. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3369. struct dp_peer *peer)
  3370. {
  3371. }
  3372. #endif
  3373. #if ATH_SUPPORT_WRAP
  3374. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3375. uint8_t *peer_mac_addr)
  3376. {
  3377. struct dp_peer *peer;
  3378. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3379. 0, vdev->vdev_id);
  3380. if (!peer)
  3381. return NULL;
  3382. if (peer->bss_peer)
  3383. return peer;
  3384. qdf_atomic_dec(&peer->ref_cnt);
  3385. return NULL;
  3386. }
  3387. #else
  3388. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3389. uint8_t *peer_mac_addr)
  3390. {
  3391. struct dp_peer *peer;
  3392. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3393. 0, vdev->vdev_id);
  3394. if (!peer)
  3395. return NULL;
  3396. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3397. return peer;
  3398. qdf_atomic_dec(&peer->ref_cnt);
  3399. return NULL;
  3400. }
  3401. #endif
  3402. /*
  3403. * dp_peer_create_wifi3() - attach txrx peer
  3404. * @txrx_vdev: Datapath VDEV handle
  3405. * @peer_mac_addr: Peer MAC address
  3406. *
  3407. * Return: DP peeer handle on success, NULL on failure
  3408. */
  3409. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3410. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3411. {
  3412. struct dp_peer *peer;
  3413. int i;
  3414. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3415. struct dp_pdev *pdev;
  3416. struct dp_soc *soc;
  3417. struct dp_ast_entry *ast_entry;
  3418. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3419. /* preconditions */
  3420. qdf_assert(vdev);
  3421. qdf_assert(peer_mac_addr);
  3422. pdev = vdev->pdev;
  3423. soc = pdev->soc;
  3424. /*
  3425. * If a peer entry with given MAC address already exists,
  3426. * reuse the peer and reset the state of peer.
  3427. */
  3428. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3429. if (peer) {
  3430. peer->delete_in_progress = false;
  3431. dp_peer_delete_ast_entries(soc, peer);
  3432. if ((vdev->opmode == wlan_op_mode_sta) &&
  3433. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3434. DP_MAC_ADDR_LEN)) {
  3435. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3436. }
  3437. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3438. /*
  3439. * Control path maintains a node count which is incremented
  3440. * for every new peer create command. Since new peer is not being
  3441. * created and earlier reference is reused here,
  3442. * peer_unref_delete event is sent to control path to
  3443. * increment the count back.
  3444. */
  3445. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3446. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3447. vdev->vdev_id, peer->mac_addr.raw);
  3448. }
  3449. peer->ctrl_peer = ctrl_peer;
  3450. dp_local_peer_id_alloc(pdev, peer);
  3451. DP_STATS_INIT(peer);
  3452. return (void *)peer;
  3453. } else {
  3454. /*
  3455. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3456. * need to remove the AST entry which was earlier added as a WDS
  3457. * entry.
  3458. * If an AST entry exists, but no peer entry exists with a given
  3459. * MAC addresses, we could deduce it as a WDS entry
  3460. */
  3461. qdf_spin_lock_bh(&soc->ast_lock);
  3462. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3463. if (ast_entry)
  3464. dp_peer_del_ast(soc, ast_entry);
  3465. qdf_spin_unlock_bh(&soc->ast_lock);
  3466. }
  3467. #ifdef notyet
  3468. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3469. soc->mempool_ol_ath_peer);
  3470. #else
  3471. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3472. #endif
  3473. if (!peer)
  3474. return NULL; /* failure */
  3475. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3476. TAILQ_INIT(&peer->ast_entry_list);
  3477. /* store provided params */
  3478. peer->vdev = vdev;
  3479. peer->ctrl_peer = ctrl_peer;
  3480. if ((vdev->opmode == wlan_op_mode_sta) &&
  3481. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3482. DP_MAC_ADDR_LEN)) {
  3483. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3484. }
  3485. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3486. qdf_spinlock_create(&peer->peer_info_lock);
  3487. qdf_mem_copy(
  3488. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3489. /* TODO: See of rx_opt_proc is really required */
  3490. peer->rx_opt_proc = soc->rx_opt_proc;
  3491. /* initialize the peer_id */
  3492. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3493. peer->peer_ids[i] = HTT_INVALID_PEER;
  3494. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3495. qdf_atomic_init(&peer->ref_cnt);
  3496. /* keep one reference for attach */
  3497. qdf_atomic_inc(&peer->ref_cnt);
  3498. /* add this peer into the vdev's list */
  3499. if (wlan_op_mode_sta == vdev->opmode)
  3500. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3501. else
  3502. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3503. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3504. /* TODO: See if hash based search is required */
  3505. dp_peer_find_hash_add(soc, peer);
  3506. /* Initialize the peer state */
  3507. peer->state = OL_TXRX_PEER_STATE_DISC;
  3508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3509. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3510. vdev, peer, peer->mac_addr.raw,
  3511. qdf_atomic_read(&peer->ref_cnt));
  3512. /*
  3513. * For every peer MAp message search and set if bss_peer
  3514. */
  3515. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3516. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3517. "vdev bss_peer!!!!");
  3518. peer->bss_peer = 1;
  3519. vdev->vap_bss_peer = peer;
  3520. }
  3521. for (i = 0; i < DP_MAX_TIDS; i++)
  3522. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3523. dp_local_peer_id_alloc(pdev, peer);
  3524. DP_STATS_INIT(peer);
  3525. return (void *)peer;
  3526. }
  3527. /*
  3528. * dp_peer_setup_wifi3() - initialize the peer
  3529. * @vdev_hdl: virtual device object
  3530. * @peer: Peer object
  3531. *
  3532. * Return: void
  3533. */
  3534. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3535. {
  3536. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3537. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3538. struct dp_pdev *pdev;
  3539. struct dp_soc *soc;
  3540. bool hash_based = 0;
  3541. enum cdp_host_reo_dest_ring reo_dest;
  3542. /* preconditions */
  3543. qdf_assert(vdev);
  3544. qdf_assert(peer);
  3545. pdev = vdev->pdev;
  3546. soc = pdev->soc;
  3547. peer->last_assoc_rcvd = 0;
  3548. peer->last_disassoc_rcvd = 0;
  3549. peer->last_deauth_rcvd = 0;
  3550. /*
  3551. * hash based steering is disabled for Radios which are offloaded
  3552. * to NSS
  3553. */
  3554. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3555. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3556. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3557. FL("hash based steering for pdev: %d is %d"),
  3558. pdev->pdev_id, hash_based);
  3559. /*
  3560. * Below line of code will ensure the proper reo_dest ring is chosen
  3561. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3562. */
  3563. reo_dest = pdev->reo_dest;
  3564. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3565. /* TODO: Check the destination ring number to be passed to FW */
  3566. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3567. pdev->ctrl_pdev, peer->mac_addr.raw,
  3568. peer->vdev->vdev_id, hash_based, reo_dest);
  3569. }
  3570. dp_peer_rx_init(pdev, peer);
  3571. return;
  3572. }
  3573. /*
  3574. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3575. * @vdev_handle: virtual device object
  3576. * @htt_pkt_type: type of pkt
  3577. *
  3578. * Return: void
  3579. */
  3580. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3581. enum htt_cmn_pkt_type val)
  3582. {
  3583. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3584. vdev->tx_encap_type = val;
  3585. }
  3586. /*
  3587. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3588. * @vdev_handle: virtual device object
  3589. * @htt_pkt_type: type of pkt
  3590. *
  3591. * Return: void
  3592. */
  3593. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3594. enum htt_cmn_pkt_type val)
  3595. {
  3596. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3597. vdev->rx_decap_type = val;
  3598. }
  3599. /*
  3600. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3601. * @txrx_soc: cdp soc handle
  3602. * @ac: Access category
  3603. * @value: timeout value in millisec
  3604. *
  3605. * Return: void
  3606. */
  3607. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3608. uint8_t ac, uint32_t value)
  3609. {
  3610. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3611. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3612. }
  3613. /*
  3614. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3615. * @txrx_soc: cdp soc handle
  3616. * @ac: access category
  3617. * @value: timeout value in millisec
  3618. *
  3619. * Return: void
  3620. */
  3621. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3622. uint8_t ac, uint32_t *value)
  3623. {
  3624. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3625. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3626. }
  3627. /*
  3628. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3629. * @pdev_handle: physical device object
  3630. * @val: reo destination ring index (1 - 4)
  3631. *
  3632. * Return: void
  3633. */
  3634. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3635. enum cdp_host_reo_dest_ring val)
  3636. {
  3637. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3638. if (pdev)
  3639. pdev->reo_dest = val;
  3640. }
  3641. /*
  3642. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3643. * @pdev_handle: physical device object
  3644. *
  3645. * Return: reo destination ring index
  3646. */
  3647. static enum cdp_host_reo_dest_ring
  3648. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3649. {
  3650. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3651. if (pdev)
  3652. return pdev->reo_dest;
  3653. else
  3654. return cdp_host_reo_dest_ring_unknown;
  3655. }
  3656. #ifdef QCA_SUPPORT_SON
  3657. static void dp_son_peer_authorize(struct dp_peer *peer)
  3658. {
  3659. struct dp_soc *soc;
  3660. soc = peer->vdev->pdev->soc;
  3661. peer->peer_bs_inact_flag = 0;
  3662. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3663. return;
  3664. }
  3665. #else
  3666. static void dp_son_peer_authorize(struct dp_peer *peer)
  3667. {
  3668. return;
  3669. }
  3670. #endif
  3671. /*
  3672. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3673. * @pdev_handle: device object
  3674. * @val: value to be set
  3675. *
  3676. * Return: void
  3677. */
  3678. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3679. uint32_t val)
  3680. {
  3681. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3682. /* Enable/Disable smart mesh filtering. This flag will be checked
  3683. * during rx processing to check if packets are from NAC clients.
  3684. */
  3685. pdev->filter_neighbour_peers = val;
  3686. return 0;
  3687. }
  3688. /*
  3689. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3690. * address for smart mesh filtering
  3691. * @vdev_handle: virtual device object
  3692. * @cmd: Add/Del command
  3693. * @macaddr: nac client mac address
  3694. *
  3695. * Return: void
  3696. */
  3697. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3698. uint32_t cmd, uint8_t *macaddr)
  3699. {
  3700. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3701. struct dp_pdev *pdev = vdev->pdev;
  3702. struct dp_neighbour_peer *peer = NULL;
  3703. if (!macaddr)
  3704. goto fail0;
  3705. /* Store address of NAC (neighbour peer) which will be checked
  3706. * against TA of received packets.
  3707. */
  3708. if (cmd == DP_NAC_PARAM_ADD) {
  3709. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3710. sizeof(*peer));
  3711. if (!peer) {
  3712. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3713. FL("DP neighbour peer node memory allocation failed"));
  3714. goto fail0;
  3715. }
  3716. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3717. macaddr, DP_MAC_ADDR_LEN);
  3718. peer->vdev = vdev;
  3719. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3720. /* add this neighbour peer into the list */
  3721. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3722. neighbour_peer_list_elem);
  3723. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3724. /* first neighbour */
  3725. if (!pdev->neighbour_peers_added) {
  3726. pdev->neighbour_peers_added = true;
  3727. dp_ppdu_ring_cfg(pdev);
  3728. }
  3729. return 1;
  3730. } else if (cmd == DP_NAC_PARAM_DEL) {
  3731. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3732. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3733. neighbour_peer_list_elem) {
  3734. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3735. macaddr, DP_MAC_ADDR_LEN)) {
  3736. /* delete this peer from the list */
  3737. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3738. peer, neighbour_peer_list_elem);
  3739. qdf_mem_free(peer);
  3740. break;
  3741. }
  3742. }
  3743. /* last neighbour deleted */
  3744. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3745. pdev->neighbour_peers_added = false;
  3746. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3747. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3748. !pdev->enhanced_stats_en)
  3749. dp_ppdu_ring_reset(pdev);
  3750. return 1;
  3751. }
  3752. fail0:
  3753. return 0;
  3754. }
  3755. /*
  3756. * dp_get_sec_type() - Get the security type
  3757. * @peer: Datapath peer handle
  3758. * @sec_idx: Security id (mcast, ucast)
  3759. *
  3760. * return sec_type: Security type
  3761. */
  3762. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3763. {
  3764. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3765. return dpeer->security[sec_idx].sec_type;
  3766. }
  3767. /*
  3768. * dp_peer_authorize() - authorize txrx peer
  3769. * @peer_handle: Datapath peer handle
  3770. * @authorize
  3771. *
  3772. */
  3773. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3774. {
  3775. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3776. struct dp_soc *soc;
  3777. if (peer != NULL) {
  3778. soc = peer->vdev->pdev->soc;
  3779. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3780. dp_son_peer_authorize(peer);
  3781. peer->authorize = authorize ? 1 : 0;
  3782. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3783. }
  3784. }
  3785. #ifdef QCA_SUPPORT_SON
  3786. /*
  3787. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3788. * @pdev_handle: Device handle
  3789. * @new_threshold : updated threshold value
  3790. *
  3791. */
  3792. static void
  3793. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3794. u_int16_t new_threshold)
  3795. {
  3796. struct dp_vdev *vdev;
  3797. struct dp_peer *peer;
  3798. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3799. struct dp_soc *soc = pdev->soc;
  3800. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3801. if (old_threshold == new_threshold)
  3802. return;
  3803. soc->pdev_bs_inact_reload = new_threshold;
  3804. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3805. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3806. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3807. if (vdev->opmode != wlan_op_mode_ap)
  3808. continue;
  3809. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3810. if (!peer->authorize)
  3811. continue;
  3812. if (old_threshold - peer->peer_bs_inact >=
  3813. new_threshold) {
  3814. dp_mark_peer_inact((void *)peer, true);
  3815. peer->peer_bs_inact = 0;
  3816. } else {
  3817. peer->peer_bs_inact = new_threshold -
  3818. (old_threshold - peer->peer_bs_inact);
  3819. }
  3820. }
  3821. }
  3822. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3823. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3824. }
  3825. /**
  3826. * dp_txrx_reset_inact_count(): Reset inact count
  3827. * @pdev_handle - device handle
  3828. *
  3829. * Return: void
  3830. */
  3831. static void
  3832. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3833. {
  3834. struct dp_vdev *vdev = NULL;
  3835. struct dp_peer *peer = NULL;
  3836. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3837. struct dp_soc *soc = pdev->soc;
  3838. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3839. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3840. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3841. if (vdev->opmode != wlan_op_mode_ap)
  3842. continue;
  3843. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3844. if (!peer->authorize)
  3845. continue;
  3846. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3847. }
  3848. }
  3849. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3850. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3851. }
  3852. /**
  3853. * dp_set_inact_params(): set inactivity params
  3854. * @pdev_handle - device handle
  3855. * @inact_check_interval - inactivity interval
  3856. * @inact_normal - Inactivity normal
  3857. * @inact_overload - Inactivity overload
  3858. *
  3859. * Return: bool
  3860. */
  3861. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3862. u_int16_t inact_check_interval,
  3863. u_int16_t inact_normal, u_int16_t inact_overload)
  3864. {
  3865. struct dp_soc *soc;
  3866. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3867. if (!pdev)
  3868. return false;
  3869. soc = pdev->soc;
  3870. if (!soc)
  3871. return false;
  3872. soc->pdev_bs_inact_interval = inact_check_interval;
  3873. soc->pdev_bs_inact_normal = inact_normal;
  3874. soc->pdev_bs_inact_overload = inact_overload;
  3875. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3876. soc->pdev_bs_inact_normal);
  3877. return true;
  3878. }
  3879. /**
  3880. * dp_start_inact_timer(): Inactivity timer start
  3881. * @pdev_handle - device handle
  3882. * @enable - Inactivity timer start/stop
  3883. *
  3884. * Return: bool
  3885. */
  3886. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3887. {
  3888. struct dp_soc *soc;
  3889. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3890. if (!pdev)
  3891. return false;
  3892. soc = pdev->soc;
  3893. if (!soc)
  3894. return false;
  3895. if (enable) {
  3896. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3897. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3898. soc->pdev_bs_inact_interval * 1000);
  3899. } else {
  3900. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3901. }
  3902. return true;
  3903. }
  3904. /**
  3905. * dp_set_overload(): Set inactivity overload
  3906. * @pdev_handle - device handle
  3907. * @overload - overload status
  3908. *
  3909. * Return: void
  3910. */
  3911. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3912. {
  3913. struct dp_soc *soc;
  3914. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3915. if (!pdev)
  3916. return;
  3917. soc = pdev->soc;
  3918. if (!soc)
  3919. return;
  3920. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3921. overload ? soc->pdev_bs_inact_overload :
  3922. soc->pdev_bs_inact_normal);
  3923. }
  3924. /**
  3925. * dp_peer_is_inact(): check whether peer is inactive
  3926. * @peer_handle - datapath peer handle
  3927. *
  3928. * Return: bool
  3929. */
  3930. bool dp_peer_is_inact(void *peer_handle)
  3931. {
  3932. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3933. if (!peer)
  3934. return false;
  3935. return peer->peer_bs_inact_flag == 1;
  3936. }
  3937. /**
  3938. * dp_init_inact_timer: initialize the inact timer
  3939. * @soc - SOC handle
  3940. *
  3941. * Return: void
  3942. */
  3943. void dp_init_inact_timer(struct dp_soc *soc)
  3944. {
  3945. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3946. dp_txrx_peer_find_inact_timeout_handler,
  3947. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3948. }
  3949. #else
  3950. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3951. u_int16_t inact_normal, u_int16_t inact_overload)
  3952. {
  3953. return false;
  3954. }
  3955. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3956. {
  3957. return false;
  3958. }
  3959. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3960. {
  3961. return;
  3962. }
  3963. void dp_init_inact_timer(struct dp_soc *soc)
  3964. {
  3965. return;
  3966. }
  3967. bool dp_peer_is_inact(void *peer)
  3968. {
  3969. return false;
  3970. }
  3971. #endif
  3972. /*
  3973. * dp_peer_unref_delete() - unref and delete peer
  3974. * @peer_handle: Datapath peer handle
  3975. *
  3976. */
  3977. void dp_peer_unref_delete(void *peer_handle)
  3978. {
  3979. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3980. struct dp_peer *bss_peer = NULL;
  3981. struct dp_vdev *vdev = peer->vdev;
  3982. struct dp_pdev *pdev = vdev->pdev;
  3983. struct dp_soc *soc = pdev->soc;
  3984. struct dp_peer *tmppeer;
  3985. int found = 0;
  3986. uint16_t peer_id;
  3987. uint16_t vdev_id;
  3988. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3989. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3990. peer, qdf_atomic_read(&peer->ref_cnt));
  3991. /*
  3992. * Hold the lock all the way from checking if the peer ref count
  3993. * is zero until the peer references are removed from the hash
  3994. * table and vdev list (if the peer ref count is zero).
  3995. * This protects against a new HL tx operation starting to use the
  3996. * peer object just after this function concludes it's done being used.
  3997. * Furthermore, the lock needs to be held while checking whether the
  3998. * vdev's list of peers is empty, to make sure that list is not modified
  3999. * concurrently with the empty check.
  4000. */
  4001. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4002. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4003. peer_id = peer->peer_ids[0];
  4004. vdev_id = vdev->vdev_id;
  4005. /*
  4006. * Make sure that the reference to the peer in
  4007. * peer object map is removed
  4008. */
  4009. if (peer_id != HTT_INVALID_PEER)
  4010. soc->peer_id_to_obj_map[peer_id] = NULL;
  4011. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4012. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4013. /* remove the reference to the peer from the hash table */
  4014. dp_peer_find_hash_remove(soc, peer);
  4015. qdf_spin_lock_bh(&soc->ast_lock);
  4016. if (peer->self_ast_entry) {
  4017. dp_peer_del_ast(soc, peer->self_ast_entry);
  4018. peer->self_ast_entry = NULL;
  4019. }
  4020. qdf_spin_unlock_bh(&soc->ast_lock);
  4021. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4022. if (tmppeer == peer) {
  4023. found = 1;
  4024. break;
  4025. }
  4026. }
  4027. if (found) {
  4028. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4029. peer_list_elem);
  4030. } else {
  4031. /*Ignoring the remove operation as peer not found*/
  4032. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4033. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4034. peer, vdev, &peer->vdev->peer_list);
  4035. }
  4036. /* cleanup the peer data */
  4037. dp_peer_cleanup(vdev, peer);
  4038. /* check whether the parent vdev has no peers left */
  4039. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4040. /*
  4041. * Now that there are no references to the peer, we can
  4042. * release the peer reference lock.
  4043. */
  4044. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4045. /*
  4046. * Check if the parent vdev was waiting for its peers
  4047. * to be deleted, in order for it to be deleted too.
  4048. */
  4049. if (vdev->delete.pending) {
  4050. ol_txrx_vdev_delete_cb vdev_delete_cb =
  4051. vdev->delete.callback;
  4052. void *vdev_delete_context =
  4053. vdev->delete.context;
  4054. QDF_TRACE(QDF_MODULE_ID_DP,
  4055. QDF_TRACE_LEVEL_INFO_HIGH,
  4056. FL("deleting vdev object %pK (%pM)"
  4057. " - its last peer is done"),
  4058. vdev, vdev->mac_addr.raw);
  4059. /* all peers are gone, go ahead and delete it */
  4060. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4061. FLOW_TYPE_VDEV,
  4062. vdev_id);
  4063. dp_tx_vdev_detach(vdev);
  4064. QDF_TRACE(QDF_MODULE_ID_DP,
  4065. QDF_TRACE_LEVEL_INFO_HIGH,
  4066. FL("deleting vdev object %pK (%pM)"),
  4067. vdev, vdev->mac_addr.raw);
  4068. qdf_mem_free(vdev);
  4069. vdev = NULL;
  4070. if (vdev_delete_cb)
  4071. vdev_delete_cb(vdev_delete_context);
  4072. }
  4073. } else {
  4074. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4075. }
  4076. if (vdev) {
  4077. if (vdev->vap_bss_peer == peer) {
  4078. vdev->vap_bss_peer = NULL;
  4079. }
  4080. }
  4081. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4082. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4083. vdev_id, peer->mac_addr.raw);
  4084. }
  4085. if (!vdev || !vdev->vap_bss_peer) {
  4086. goto free_peer;
  4087. }
  4088. #ifdef notyet
  4089. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  4090. #else
  4091. bss_peer = vdev->vap_bss_peer;
  4092. DP_UPDATE_STATS(vdev, peer);
  4093. free_peer:
  4094. qdf_mem_free(peer);
  4095. #endif
  4096. } else {
  4097. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4098. }
  4099. }
  4100. /*
  4101. * dp_peer_detach_wifi3() – Detach txrx peer
  4102. * @peer_handle: Datapath peer handle
  4103. * @bitmap: bitmap indicating special handling of request.
  4104. *
  4105. */
  4106. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4107. {
  4108. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4109. /* redirect the peer's rx delivery function to point to a
  4110. * discard func
  4111. */
  4112. peer->rx_opt_proc = dp_rx_discard;
  4113. peer->ctrl_peer = NULL;
  4114. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4115. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4116. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4117. qdf_spinlock_destroy(&peer->peer_info_lock);
  4118. /*
  4119. * Remove the reference added during peer_attach.
  4120. * The peer will still be left allocated until the
  4121. * PEER_UNMAP message arrives to remove the other
  4122. * reference, added by the PEER_MAP message.
  4123. */
  4124. dp_peer_unref_delete(peer_handle);
  4125. }
  4126. /*
  4127. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4128. * @peer_handle: Datapath peer handle
  4129. *
  4130. */
  4131. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4132. {
  4133. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4134. return vdev->mac_addr.raw;
  4135. }
  4136. /*
  4137. * dp_vdev_set_wds() - Enable per packet stats
  4138. * @vdev_handle: DP VDEV handle
  4139. * @val: value
  4140. *
  4141. * Return: none
  4142. */
  4143. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4144. {
  4145. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4146. vdev->wds_enabled = val;
  4147. return 0;
  4148. }
  4149. /*
  4150. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4151. * @peer_handle: Datapath peer handle
  4152. *
  4153. */
  4154. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4155. uint8_t vdev_id)
  4156. {
  4157. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4158. struct dp_vdev *vdev = NULL;
  4159. if (qdf_unlikely(!pdev))
  4160. return NULL;
  4161. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4162. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4163. if (vdev->vdev_id == vdev_id)
  4164. break;
  4165. }
  4166. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4167. return (struct cdp_vdev *)vdev;
  4168. }
  4169. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4170. {
  4171. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4172. return vdev->opmode;
  4173. }
  4174. static
  4175. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4176. ol_txrx_rx_fp *stack_fn_p,
  4177. ol_osif_vdev_handle *osif_vdev_p)
  4178. {
  4179. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4180. qdf_assert(vdev);
  4181. *stack_fn_p = vdev->osif_rx_stack;
  4182. *osif_vdev_p = vdev->osif_vdev;
  4183. }
  4184. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4185. {
  4186. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4187. struct dp_pdev *pdev = vdev->pdev;
  4188. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4189. }
  4190. /**
  4191. * dp_reset_monitor_mode() - Disable monitor mode
  4192. * @pdev_handle: Datapath PDEV handle
  4193. *
  4194. * Return: 0 on success, not 0 on failure
  4195. */
  4196. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4197. {
  4198. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4199. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4200. struct dp_soc *soc = pdev->soc;
  4201. uint8_t pdev_id;
  4202. int mac_id;
  4203. pdev_id = pdev->pdev_id;
  4204. soc = pdev->soc;
  4205. qdf_spin_lock_bh(&pdev->mon_lock);
  4206. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4207. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4208. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4209. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4210. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4211. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4212. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4213. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4214. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4215. }
  4216. pdev->monitor_vdev = NULL;
  4217. qdf_spin_unlock_bh(&pdev->mon_lock);
  4218. return 0;
  4219. }
  4220. /**
  4221. * dp_set_nac() - set peer_nac
  4222. * @peer_handle: Datapath PEER handle
  4223. *
  4224. * Return: void
  4225. */
  4226. static void dp_set_nac(struct cdp_peer *peer_handle)
  4227. {
  4228. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4229. peer->nac = 1;
  4230. }
  4231. /**
  4232. * dp_get_tx_pending() - read pending tx
  4233. * @pdev_handle: Datapath PDEV handle
  4234. *
  4235. * Return: outstanding tx
  4236. */
  4237. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4238. {
  4239. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4240. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4241. }
  4242. /**
  4243. * dp_get_peer_mac_from_peer_id() - get peer mac
  4244. * @pdev_handle: Datapath PDEV handle
  4245. * @peer_id: Peer ID
  4246. * @peer_mac: MAC addr of PEER
  4247. *
  4248. * Return: void
  4249. */
  4250. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4251. uint32_t peer_id, uint8_t *peer_mac)
  4252. {
  4253. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4254. struct dp_peer *peer;
  4255. if (pdev && peer_mac) {
  4256. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4257. if (peer && peer->mac_addr.raw) {
  4258. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4259. DP_MAC_ADDR_LEN);
  4260. }
  4261. }
  4262. }
  4263. /**
  4264. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4265. * @vdev_handle: Datapath VDEV handle
  4266. * @smart_monitor: Flag to denote if its smart monitor mode
  4267. *
  4268. * Return: 0 on success, not 0 on failure
  4269. */
  4270. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4271. uint8_t smart_monitor)
  4272. {
  4273. /* Many monitor VAPs can exists in a system but only one can be up at
  4274. * anytime
  4275. */
  4276. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4277. struct dp_pdev *pdev;
  4278. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4279. struct dp_soc *soc;
  4280. uint8_t pdev_id;
  4281. int mac_id;
  4282. qdf_assert(vdev);
  4283. pdev = vdev->pdev;
  4284. pdev_id = pdev->pdev_id;
  4285. soc = pdev->soc;
  4286. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4287. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4288. pdev, pdev_id, soc, vdev);
  4289. /*Check if current pdev's monitor_vdev exists */
  4290. if (pdev->monitor_vdev) {
  4291. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4292. "vdev=%pK", vdev);
  4293. qdf_assert(vdev);
  4294. }
  4295. pdev->monitor_vdev = vdev;
  4296. /* If smart monitor mode, do not configure monitor ring */
  4297. if (smart_monitor)
  4298. return QDF_STATUS_SUCCESS;
  4299. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4300. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4301. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4302. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4303. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4304. pdev->mo_data_filter);
  4305. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4306. htt_tlv_filter.mpdu_start = 1;
  4307. htt_tlv_filter.msdu_start = 1;
  4308. htt_tlv_filter.packet = 1;
  4309. htt_tlv_filter.msdu_end = 1;
  4310. htt_tlv_filter.mpdu_end = 1;
  4311. htt_tlv_filter.packet_header = 1;
  4312. htt_tlv_filter.attention = 1;
  4313. htt_tlv_filter.ppdu_start = 0;
  4314. htt_tlv_filter.ppdu_end = 0;
  4315. htt_tlv_filter.ppdu_end_user_stats = 0;
  4316. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4317. htt_tlv_filter.ppdu_end_status_done = 0;
  4318. htt_tlv_filter.header_per_msdu = 1;
  4319. htt_tlv_filter.enable_fp =
  4320. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4321. htt_tlv_filter.enable_md = 0;
  4322. htt_tlv_filter.enable_mo =
  4323. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4324. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4325. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4326. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4327. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4328. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4329. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4330. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4331. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4332. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4333. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4334. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4335. }
  4336. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4337. htt_tlv_filter.mpdu_start = 1;
  4338. htt_tlv_filter.msdu_start = 0;
  4339. htt_tlv_filter.packet = 0;
  4340. htt_tlv_filter.msdu_end = 0;
  4341. htt_tlv_filter.mpdu_end = 0;
  4342. htt_tlv_filter.attention = 0;
  4343. htt_tlv_filter.ppdu_start = 1;
  4344. htt_tlv_filter.ppdu_end = 1;
  4345. htt_tlv_filter.ppdu_end_user_stats = 1;
  4346. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4347. htt_tlv_filter.ppdu_end_status_done = 1;
  4348. htt_tlv_filter.enable_fp = 1;
  4349. htt_tlv_filter.enable_md = 0;
  4350. htt_tlv_filter.enable_mo = 1;
  4351. if (pdev->mcopy_mode) {
  4352. htt_tlv_filter.packet_header = 1;
  4353. }
  4354. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4355. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4356. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4357. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4358. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4359. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4360. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4361. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4362. pdev->pdev_id);
  4363. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4364. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4365. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4366. }
  4367. return QDF_STATUS_SUCCESS;
  4368. }
  4369. /**
  4370. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4371. * @pdev_handle: Datapath PDEV handle
  4372. * @filter_val: Flag to select Filter for monitor mode
  4373. * Return: 0 on success, not 0 on failure
  4374. */
  4375. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4376. struct cdp_monitor_filter *filter_val)
  4377. {
  4378. /* Many monitor VAPs can exists in a system but only one can be up at
  4379. * anytime
  4380. */
  4381. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4382. struct dp_vdev *vdev = pdev->monitor_vdev;
  4383. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4384. struct dp_soc *soc;
  4385. uint8_t pdev_id;
  4386. int mac_id;
  4387. pdev_id = pdev->pdev_id;
  4388. soc = pdev->soc;
  4389. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4390. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4391. pdev, pdev_id, soc, vdev);
  4392. /*Check if current pdev's monitor_vdev exists */
  4393. if (!pdev->monitor_vdev) {
  4394. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4395. "vdev=%pK", vdev);
  4396. qdf_assert(vdev);
  4397. }
  4398. /* update filter mode, type in pdev structure */
  4399. pdev->mon_filter_mode = filter_val->mode;
  4400. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4401. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4402. pdev->fp_data_filter = filter_val->fp_data;
  4403. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4404. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4405. pdev->mo_data_filter = filter_val->mo_data;
  4406. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4407. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4408. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4409. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4410. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4411. pdev->mo_data_filter);
  4412. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4413. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4414. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4415. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4416. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4417. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4418. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4419. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4420. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4421. }
  4422. htt_tlv_filter.mpdu_start = 1;
  4423. htt_tlv_filter.msdu_start = 1;
  4424. htt_tlv_filter.packet = 1;
  4425. htt_tlv_filter.msdu_end = 1;
  4426. htt_tlv_filter.mpdu_end = 1;
  4427. htt_tlv_filter.packet_header = 1;
  4428. htt_tlv_filter.attention = 1;
  4429. htt_tlv_filter.ppdu_start = 0;
  4430. htt_tlv_filter.ppdu_end = 0;
  4431. htt_tlv_filter.ppdu_end_user_stats = 0;
  4432. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4433. htt_tlv_filter.ppdu_end_status_done = 0;
  4434. htt_tlv_filter.header_per_msdu = 1;
  4435. htt_tlv_filter.enable_fp =
  4436. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4437. htt_tlv_filter.enable_md = 0;
  4438. htt_tlv_filter.enable_mo =
  4439. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4440. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4441. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4442. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4443. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4444. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4445. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4446. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4447. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4448. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4449. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4450. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4451. }
  4452. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4453. htt_tlv_filter.mpdu_start = 1;
  4454. htt_tlv_filter.msdu_start = 0;
  4455. htt_tlv_filter.packet = 0;
  4456. htt_tlv_filter.msdu_end = 0;
  4457. htt_tlv_filter.mpdu_end = 0;
  4458. htt_tlv_filter.attention = 0;
  4459. htt_tlv_filter.ppdu_start = 1;
  4460. htt_tlv_filter.ppdu_end = 1;
  4461. htt_tlv_filter.ppdu_end_user_stats = 1;
  4462. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4463. htt_tlv_filter.ppdu_end_status_done = 1;
  4464. htt_tlv_filter.enable_fp = 1;
  4465. htt_tlv_filter.enable_md = 0;
  4466. htt_tlv_filter.enable_mo = 1;
  4467. if (pdev->mcopy_mode) {
  4468. htt_tlv_filter.packet_header = 1;
  4469. }
  4470. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4471. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4472. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4473. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4474. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4475. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4476. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4477. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4478. pdev->pdev_id);
  4479. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4480. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4481. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4482. }
  4483. return QDF_STATUS_SUCCESS;
  4484. }
  4485. /**
  4486. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4487. * @pdev_handle: Datapath PDEV handle
  4488. *
  4489. * Return: pdev_id
  4490. */
  4491. static
  4492. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4493. {
  4494. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4495. return pdev->pdev_id;
  4496. }
  4497. /**
  4498. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4499. * @pdev_handle: Datapath PDEV handle
  4500. * @chan_noise_floor: Channel Noise Floor
  4501. *
  4502. * Return: void
  4503. */
  4504. static
  4505. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4506. int16_t chan_noise_floor)
  4507. {
  4508. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4509. pdev->chan_noise_floor = chan_noise_floor;
  4510. }
  4511. /**
  4512. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4513. * @vdev_handle: Datapath VDEV handle
  4514. * Return: true on ucast filter flag set
  4515. */
  4516. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4517. {
  4518. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4519. struct dp_pdev *pdev;
  4520. pdev = vdev->pdev;
  4521. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4522. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4523. return true;
  4524. return false;
  4525. }
  4526. /**
  4527. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4528. * @vdev_handle: Datapath VDEV handle
  4529. * Return: true on mcast filter flag set
  4530. */
  4531. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4532. {
  4533. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4534. struct dp_pdev *pdev;
  4535. pdev = vdev->pdev;
  4536. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4537. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4538. return true;
  4539. return false;
  4540. }
  4541. /**
  4542. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4543. * @vdev_handle: Datapath VDEV handle
  4544. * Return: true on non data filter flag set
  4545. */
  4546. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4547. {
  4548. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4549. struct dp_pdev *pdev;
  4550. pdev = vdev->pdev;
  4551. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4552. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4553. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4554. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4555. return true;
  4556. }
  4557. }
  4558. return false;
  4559. }
  4560. #ifdef MESH_MODE_SUPPORT
  4561. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4562. {
  4563. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4564. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4565. FL("val %d"), val);
  4566. vdev->mesh_vdev = val;
  4567. }
  4568. /*
  4569. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4570. * @vdev_hdl: virtual device object
  4571. * @val: value to be set
  4572. *
  4573. * Return: void
  4574. */
  4575. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4576. {
  4577. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4578. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4579. FL("val %d"), val);
  4580. vdev->mesh_rx_filter = val;
  4581. }
  4582. #endif
  4583. /*
  4584. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4585. * Current scope is bar received count
  4586. *
  4587. * @pdev_handle: DP_PDEV handle
  4588. *
  4589. * Return: void
  4590. */
  4591. #define STATS_PROC_TIMEOUT (HZ/1000)
  4592. static void
  4593. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4594. {
  4595. struct dp_vdev *vdev;
  4596. struct dp_peer *peer;
  4597. uint32_t waitcnt;
  4598. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4599. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4600. if (!peer) {
  4601. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4602. FL("DP Invalid Peer refernce"));
  4603. return;
  4604. }
  4605. if (peer->delete_in_progress) {
  4606. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4607. FL("DP Peer deletion in progress"));
  4608. continue;
  4609. }
  4610. qdf_atomic_inc(&peer->ref_cnt);
  4611. waitcnt = 0;
  4612. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4613. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4614. && waitcnt < 10) {
  4615. schedule_timeout_interruptible(
  4616. STATS_PROC_TIMEOUT);
  4617. waitcnt++;
  4618. }
  4619. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4620. dp_peer_unref_delete(peer);
  4621. }
  4622. }
  4623. }
  4624. /**
  4625. * dp_rx_bar_stats_cb(): BAR received stats callback
  4626. * @soc: SOC handle
  4627. * @cb_ctxt: Call back context
  4628. * @reo_status: Reo status
  4629. *
  4630. * return: void
  4631. */
  4632. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4633. union hal_reo_status *reo_status)
  4634. {
  4635. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4636. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4637. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4638. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4639. queue_status->header.status);
  4640. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4641. return;
  4642. }
  4643. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4644. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4645. }
  4646. /**
  4647. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4648. * @vdev: DP VDEV handle
  4649. *
  4650. * return: void
  4651. */
  4652. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4653. struct cdp_vdev_stats *vdev_stats)
  4654. {
  4655. struct dp_peer *peer = NULL;
  4656. struct dp_soc *soc = vdev->pdev->soc;
  4657. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4658. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4659. dp_update_vdev_stats(vdev_stats, peer);
  4660. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4661. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4662. &vdev->stats, (uint16_t) vdev->vdev_id,
  4663. UPDATE_VDEV_STATS);
  4664. }
  4665. /**
  4666. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4667. * @pdev: DP PDEV handle
  4668. *
  4669. * return: void
  4670. */
  4671. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4672. {
  4673. struct dp_vdev *vdev = NULL;
  4674. struct dp_soc *soc = pdev->soc;
  4675. struct cdp_vdev_stats *vdev_stats =
  4676. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4677. if (!vdev_stats) {
  4678. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4679. "DP alloc failure - unable to get alloc vdev stats");
  4680. return;
  4681. }
  4682. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4683. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4684. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4685. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4686. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4687. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4688. dp_update_pdev_stats(pdev, vdev_stats);
  4689. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4690. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4691. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4692. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4693. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4694. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4695. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4696. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4697. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4698. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4699. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4700. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4701. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4702. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4703. DP_STATS_AGGR(pdev, vdev,
  4704. tx_i.mcast_en.dropped_map_error);
  4705. DP_STATS_AGGR(pdev, vdev,
  4706. tx_i.mcast_en.dropped_self_mac);
  4707. DP_STATS_AGGR(pdev, vdev,
  4708. tx_i.mcast_en.dropped_send_fail);
  4709. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4710. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4711. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4712. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4713. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4714. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4715. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4716. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4717. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4718. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4719. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4720. pdev->stats.tx_i.dropped.dma_error +
  4721. pdev->stats.tx_i.dropped.ring_full +
  4722. pdev->stats.tx_i.dropped.enqueue_fail +
  4723. pdev->stats.tx_i.dropped.desc_na.num +
  4724. pdev->stats.tx_i.dropped.res_full;
  4725. pdev->stats.tx.last_ack_rssi =
  4726. vdev->stats.tx.last_ack_rssi;
  4727. pdev->stats.tx_i.tso.num_seg =
  4728. vdev->stats.tx_i.tso.num_seg;
  4729. }
  4730. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4731. qdf_mem_free(vdev_stats);
  4732. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4733. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4734. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4735. }
  4736. /**
  4737. * dp_vdev_getstats() - get vdev packet level stats
  4738. * @vdev_handle: Datapath VDEV handle
  4739. * @stats: cdp network device stats structure
  4740. *
  4741. * Return: void
  4742. */
  4743. static void dp_vdev_getstats(void *vdev_handle,
  4744. struct cdp_dev_stats *stats)
  4745. {
  4746. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4747. struct cdp_vdev_stats *vdev_stats =
  4748. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4749. if (!vdev_stats) {
  4750. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4751. "DP alloc failure - unable to get alloc vdev stats");
  4752. return;
  4753. }
  4754. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4755. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4756. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4757. stats->tx_errors = vdev_stats->tx.tx_failed +
  4758. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4759. stats->tx_dropped = stats->tx_errors;
  4760. stats->rx_packets = vdev_stats->rx.unicast.num +
  4761. vdev_stats->rx.multicast.num +
  4762. vdev_stats->rx.bcast.num;
  4763. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4764. vdev_stats->rx.multicast.bytes +
  4765. vdev_stats->rx.bcast.bytes;
  4766. }
  4767. /**
  4768. * dp_pdev_getstats() - get pdev packet level stats
  4769. * @pdev_handle: Datapath PDEV handle
  4770. * @stats: cdp network device stats structure
  4771. *
  4772. * Return: void
  4773. */
  4774. static void dp_pdev_getstats(void *pdev_handle,
  4775. struct cdp_dev_stats *stats)
  4776. {
  4777. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4778. dp_aggregate_pdev_stats(pdev);
  4779. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4780. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4781. stats->tx_errors = pdev->stats.tx.tx_failed +
  4782. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4783. stats->tx_dropped = stats->tx_errors;
  4784. stats->rx_packets = pdev->stats.rx.unicast.num +
  4785. pdev->stats.rx.multicast.num +
  4786. pdev->stats.rx.bcast.num;
  4787. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4788. pdev->stats.rx.multicast.bytes +
  4789. pdev->stats.rx.bcast.bytes;
  4790. }
  4791. /**
  4792. * dp_get_device_stats() - get interface level packet stats
  4793. * @handle: device handle
  4794. * @stats: cdp network device stats structure
  4795. * @type: device type pdev/vdev
  4796. *
  4797. * Return: void
  4798. */
  4799. static void dp_get_device_stats(void *handle,
  4800. struct cdp_dev_stats *stats, uint8_t type)
  4801. {
  4802. switch (type) {
  4803. case UPDATE_VDEV_STATS:
  4804. dp_vdev_getstats(handle, stats);
  4805. break;
  4806. case UPDATE_PDEV_STATS:
  4807. dp_pdev_getstats(handle, stats);
  4808. break;
  4809. default:
  4810. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4811. "apstats cannot be updated for this input "
  4812. "type %d", type);
  4813. break;
  4814. }
  4815. }
  4816. /**
  4817. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4818. * @pdev: DP_PDEV Handle
  4819. *
  4820. * Return:void
  4821. */
  4822. static inline void
  4823. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4824. {
  4825. uint8_t index = 0;
  4826. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4827. DP_PRINT_STATS("Received From Stack:");
  4828. DP_PRINT_STATS(" Packets = %d",
  4829. pdev->stats.tx_i.rcvd.num);
  4830. DP_PRINT_STATS(" Bytes = %llu",
  4831. pdev->stats.tx_i.rcvd.bytes);
  4832. DP_PRINT_STATS("Processed:");
  4833. DP_PRINT_STATS(" Packets = %d",
  4834. pdev->stats.tx_i.processed.num);
  4835. DP_PRINT_STATS(" Bytes = %llu",
  4836. pdev->stats.tx_i.processed.bytes);
  4837. DP_PRINT_STATS("Total Completions:");
  4838. DP_PRINT_STATS(" Packets = %u",
  4839. pdev->stats.tx.comp_pkt.num);
  4840. DP_PRINT_STATS(" Bytes = %llu",
  4841. pdev->stats.tx.comp_pkt.bytes);
  4842. DP_PRINT_STATS("Successful Completions:");
  4843. DP_PRINT_STATS(" Packets = %u",
  4844. pdev->stats.tx.tx_success.num);
  4845. DP_PRINT_STATS(" Bytes = %llu",
  4846. pdev->stats.tx.tx_success.bytes);
  4847. DP_PRINT_STATS("Dropped:");
  4848. DP_PRINT_STATS(" Total = %d",
  4849. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4850. DP_PRINT_STATS(" Dma_map_error = %d",
  4851. pdev->stats.tx_i.dropped.dma_error);
  4852. DP_PRINT_STATS(" Ring Full = %d",
  4853. pdev->stats.tx_i.dropped.ring_full);
  4854. DP_PRINT_STATS(" Descriptor Not available = %d",
  4855. pdev->stats.tx_i.dropped.desc_na.num);
  4856. DP_PRINT_STATS(" HW enqueue failed= %d",
  4857. pdev->stats.tx_i.dropped.enqueue_fail);
  4858. DP_PRINT_STATS(" Resources Full = %d",
  4859. pdev->stats.tx_i.dropped.res_full);
  4860. DP_PRINT_STATS(" FW removed = %d",
  4861. pdev->stats.tx.dropped.fw_rem);
  4862. DP_PRINT_STATS(" FW removed transmitted = %d",
  4863. pdev->stats.tx.dropped.fw_rem_tx);
  4864. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4865. pdev->stats.tx.dropped.fw_rem_notx);
  4866. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4867. pdev->stats.tx.dropped.fw_reason1);
  4868. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4869. pdev->stats.tx.dropped.fw_reason2);
  4870. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4871. pdev->stats.tx.dropped.fw_reason3);
  4872. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4873. pdev->stats.tx.dropped.age_out);
  4874. DP_PRINT_STATS(" Multicast:");
  4875. DP_PRINT_STATS(" Packets: %u",
  4876. pdev->stats.tx.mcast.num);
  4877. DP_PRINT_STATS(" Bytes: %llu",
  4878. pdev->stats.tx.mcast.bytes);
  4879. DP_PRINT_STATS("Scatter Gather:");
  4880. DP_PRINT_STATS(" Packets = %d",
  4881. pdev->stats.tx_i.sg.sg_pkt.num);
  4882. DP_PRINT_STATS(" Bytes = %llu",
  4883. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4884. DP_PRINT_STATS(" Dropped By Host = %d",
  4885. pdev->stats.tx_i.sg.dropped_host.num);
  4886. DP_PRINT_STATS(" Dropped By Target = %d",
  4887. pdev->stats.tx_i.sg.dropped_target);
  4888. DP_PRINT_STATS("TSO:");
  4889. DP_PRINT_STATS(" Number of Segments = %d",
  4890. pdev->stats.tx_i.tso.num_seg);
  4891. DP_PRINT_STATS(" Packets = %d",
  4892. pdev->stats.tx_i.tso.tso_pkt.num);
  4893. DP_PRINT_STATS(" Bytes = %llu",
  4894. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4895. DP_PRINT_STATS(" Dropped By Host = %d",
  4896. pdev->stats.tx_i.tso.dropped_host.num);
  4897. DP_PRINT_STATS("Mcast Enhancement:");
  4898. DP_PRINT_STATS(" Packets = %d",
  4899. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4900. DP_PRINT_STATS(" Bytes = %llu",
  4901. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4902. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4903. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4904. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4905. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4906. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4907. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4908. DP_PRINT_STATS(" Unicast sent = %d",
  4909. pdev->stats.tx_i.mcast_en.ucast);
  4910. DP_PRINT_STATS("Raw:");
  4911. DP_PRINT_STATS(" Packets = %d",
  4912. pdev->stats.tx_i.raw.raw_pkt.num);
  4913. DP_PRINT_STATS(" Bytes = %llu",
  4914. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4915. DP_PRINT_STATS(" DMA map error = %d",
  4916. pdev->stats.tx_i.raw.dma_map_error);
  4917. DP_PRINT_STATS("Reinjected:");
  4918. DP_PRINT_STATS(" Packets = %d",
  4919. pdev->stats.tx_i.reinject_pkts.num);
  4920. DP_PRINT_STATS(" Bytes = %llu\n",
  4921. pdev->stats.tx_i.reinject_pkts.bytes);
  4922. DP_PRINT_STATS("Inspected:");
  4923. DP_PRINT_STATS(" Packets = %d",
  4924. pdev->stats.tx_i.inspect_pkts.num);
  4925. DP_PRINT_STATS(" Bytes = %llu",
  4926. pdev->stats.tx_i.inspect_pkts.bytes);
  4927. DP_PRINT_STATS("Nawds Multicast:");
  4928. DP_PRINT_STATS(" Packets = %d",
  4929. pdev->stats.tx_i.nawds_mcast.num);
  4930. DP_PRINT_STATS(" Bytes = %llu",
  4931. pdev->stats.tx_i.nawds_mcast.bytes);
  4932. DP_PRINT_STATS("CCE Classified:");
  4933. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4934. pdev->stats.tx_i.cce_classified);
  4935. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4936. pdev->stats.tx_i.cce_classified_raw);
  4937. DP_PRINT_STATS("Mesh stats:");
  4938. DP_PRINT_STATS(" frames to firmware: %u",
  4939. pdev->stats.tx_i.mesh.exception_fw);
  4940. DP_PRINT_STATS(" completions from fw: %u",
  4941. pdev->stats.tx_i.mesh.completion_fw);
  4942. DP_PRINT_STATS("PPDU stats counter");
  4943. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4944. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4945. pdev->stats.ppdu_stats_counter[index]);
  4946. }
  4947. }
  4948. /**
  4949. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4950. * @pdev: DP_PDEV Handle
  4951. *
  4952. * Return: void
  4953. */
  4954. static inline void
  4955. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4956. {
  4957. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4958. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4959. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4960. pdev->stats.rx.rcvd_reo[0].num,
  4961. pdev->stats.rx.rcvd_reo[1].num,
  4962. pdev->stats.rx.rcvd_reo[2].num,
  4963. pdev->stats.rx.rcvd_reo[3].num);
  4964. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4965. pdev->stats.rx.rcvd_reo[0].bytes,
  4966. pdev->stats.rx.rcvd_reo[1].bytes,
  4967. pdev->stats.rx.rcvd_reo[2].bytes,
  4968. pdev->stats.rx.rcvd_reo[3].bytes);
  4969. DP_PRINT_STATS("Replenished:");
  4970. DP_PRINT_STATS(" Packets = %d",
  4971. pdev->stats.replenish.pkts.num);
  4972. DP_PRINT_STATS(" Bytes = %llu",
  4973. pdev->stats.replenish.pkts.bytes);
  4974. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4975. pdev->stats.buf_freelist);
  4976. DP_PRINT_STATS(" Low threshold intr = %d",
  4977. pdev->stats.replenish.low_thresh_intrs);
  4978. DP_PRINT_STATS("Dropped:");
  4979. DP_PRINT_STATS(" msdu_not_done = %d",
  4980. pdev->stats.dropped.msdu_not_done);
  4981. DP_PRINT_STATS(" mon_rx_drop = %d",
  4982. pdev->stats.dropped.mon_rx_drop);
  4983. DP_PRINT_STATS("Sent To Stack:");
  4984. DP_PRINT_STATS(" Packets = %d",
  4985. pdev->stats.rx.to_stack.num);
  4986. DP_PRINT_STATS(" Bytes = %llu",
  4987. pdev->stats.rx.to_stack.bytes);
  4988. DP_PRINT_STATS("Multicast/Broadcast:");
  4989. DP_PRINT_STATS(" Packets = %d",
  4990. (pdev->stats.rx.multicast.num +
  4991. pdev->stats.rx.bcast.num));
  4992. DP_PRINT_STATS(" Bytes = %llu",
  4993. (pdev->stats.rx.multicast.bytes +
  4994. pdev->stats.rx.bcast.bytes));
  4995. DP_PRINT_STATS("Errors:");
  4996. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4997. pdev->stats.replenish.rxdma_err);
  4998. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4999. pdev->stats.err.desc_alloc_fail);
  5000. DP_PRINT_STATS(" IP checksum error = %d",
  5001. pdev->stats.err.ip_csum_err);
  5002. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5003. pdev->stats.err.tcp_udp_csum_err);
  5004. /* Get bar_recv_cnt */
  5005. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5006. DP_PRINT_STATS("BAR Received Count: = %d",
  5007. pdev->stats.rx.bar_recv_cnt);
  5008. }
  5009. /**
  5010. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5011. * @pdev: DP_PDEV Handle
  5012. *
  5013. * Return: void
  5014. */
  5015. static inline void
  5016. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5017. {
  5018. struct cdp_pdev_mon_stats *rx_mon_stats;
  5019. rx_mon_stats = &pdev->rx_mon_stats;
  5020. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5021. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5022. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5023. rx_mon_stats->status_ppdu_done);
  5024. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5025. rx_mon_stats->dest_ppdu_done);
  5026. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5027. rx_mon_stats->dest_mpdu_done);
  5028. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5029. rx_mon_stats->dest_mpdu_drop);
  5030. }
  5031. /**
  5032. * dp_print_soc_tx_stats(): Print SOC level stats
  5033. * @soc DP_SOC Handle
  5034. *
  5035. * Return: void
  5036. */
  5037. static inline void
  5038. dp_print_soc_tx_stats(struct dp_soc *soc)
  5039. {
  5040. uint8_t desc_pool_id;
  5041. soc->stats.tx.desc_in_use = 0;
  5042. DP_PRINT_STATS("SOC Tx Stats:\n");
  5043. for (desc_pool_id = 0;
  5044. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5045. desc_pool_id++)
  5046. soc->stats.tx.desc_in_use +=
  5047. soc->tx_desc[desc_pool_id].num_allocated;
  5048. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5049. soc->stats.tx.desc_in_use);
  5050. DP_PRINT_STATS("Invalid peer:");
  5051. DP_PRINT_STATS(" Packets = %d",
  5052. soc->stats.tx.tx_invalid_peer.num);
  5053. DP_PRINT_STATS(" Bytes = %llu",
  5054. soc->stats.tx.tx_invalid_peer.bytes);
  5055. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5056. soc->stats.tx.tcl_ring_full[0],
  5057. soc->stats.tx.tcl_ring_full[1],
  5058. soc->stats.tx.tcl_ring_full[2]);
  5059. }
  5060. /**
  5061. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5062. * @soc: DP_SOC Handle
  5063. *
  5064. * Return:void
  5065. */
  5066. static inline void
  5067. dp_print_soc_rx_stats(struct dp_soc *soc)
  5068. {
  5069. uint32_t i;
  5070. char reo_error[DP_REO_ERR_LENGTH];
  5071. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5072. uint8_t index = 0;
  5073. DP_PRINT_STATS("SOC Rx Stats:\n");
  5074. DP_PRINT_STATS("Fragmented packets: %u",
  5075. soc->stats.rx.rx_frags);
  5076. DP_PRINT_STATS("Reo reinjected packets: %u",
  5077. soc->stats.rx.reo_reinject);
  5078. DP_PRINT_STATS("Errors:\n");
  5079. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5080. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5081. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5082. DP_PRINT_STATS("Invalid RBM = %d",
  5083. soc->stats.rx.err.invalid_rbm);
  5084. DP_PRINT_STATS("Invalid Vdev = %d",
  5085. soc->stats.rx.err.invalid_vdev);
  5086. DP_PRINT_STATS("Invalid Pdev = %d",
  5087. soc->stats.rx.err.invalid_pdev);
  5088. DP_PRINT_STATS("Invalid Peer = %d",
  5089. soc->stats.rx.err.rx_invalid_peer.num);
  5090. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5091. soc->stats.rx.err.hal_ring_access_fail);
  5092. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5093. index += qdf_snprint(&rxdma_error[index],
  5094. DP_RXDMA_ERR_LENGTH - index,
  5095. " %d", soc->stats.rx.err.rxdma_error[i]);
  5096. }
  5097. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5098. rxdma_error);
  5099. index = 0;
  5100. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5101. index += qdf_snprint(&reo_error[index],
  5102. DP_REO_ERR_LENGTH - index,
  5103. " %d", soc->stats.rx.err.reo_error[i]);
  5104. }
  5105. DP_PRINT_STATS("REO Error(0-14):%s",
  5106. reo_error);
  5107. }
  5108. /**
  5109. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5110. * @soc: DP_SOC handle
  5111. * @srng: DP_SRNG handle
  5112. * @ring_name: SRNG name
  5113. *
  5114. * Return: void
  5115. */
  5116. static inline void
  5117. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5118. char *ring_name)
  5119. {
  5120. uint32_t tailp;
  5121. uint32_t headp;
  5122. if (srng->hal_srng != NULL) {
  5123. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5124. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  5125. ring_name, headp, tailp);
  5126. }
  5127. }
  5128. /**
  5129. * dp_print_ring_stats(): Print tail and head pointer
  5130. * @pdev: DP_PDEV handle
  5131. *
  5132. * Return:void
  5133. */
  5134. static inline void
  5135. dp_print_ring_stats(struct dp_pdev *pdev)
  5136. {
  5137. uint32_t i;
  5138. char ring_name[STR_MAXLEN + 1];
  5139. int mac_id;
  5140. dp_print_ring_stat_from_hal(pdev->soc,
  5141. &pdev->soc->reo_exception_ring,
  5142. "Reo Exception Ring");
  5143. dp_print_ring_stat_from_hal(pdev->soc,
  5144. &pdev->soc->reo_reinject_ring,
  5145. "Reo Inject Ring");
  5146. dp_print_ring_stat_from_hal(pdev->soc,
  5147. &pdev->soc->reo_cmd_ring,
  5148. "Reo Command Ring");
  5149. dp_print_ring_stat_from_hal(pdev->soc,
  5150. &pdev->soc->reo_status_ring,
  5151. "Reo Status Ring");
  5152. dp_print_ring_stat_from_hal(pdev->soc,
  5153. &pdev->soc->rx_rel_ring,
  5154. "Rx Release ring");
  5155. dp_print_ring_stat_from_hal(pdev->soc,
  5156. &pdev->soc->tcl_cmd_ring,
  5157. "Tcl command Ring");
  5158. dp_print_ring_stat_from_hal(pdev->soc,
  5159. &pdev->soc->tcl_status_ring,
  5160. "Tcl Status Ring");
  5161. dp_print_ring_stat_from_hal(pdev->soc,
  5162. &pdev->soc->wbm_desc_rel_ring,
  5163. "Wbm Desc Rel Ring");
  5164. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  5165. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  5166. dp_print_ring_stat_from_hal(pdev->soc,
  5167. &pdev->soc->reo_dest_ring[i],
  5168. ring_name);
  5169. }
  5170. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  5171. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  5172. dp_print_ring_stat_from_hal(pdev->soc,
  5173. &pdev->soc->tcl_data_ring[i],
  5174. ring_name);
  5175. }
  5176. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5177. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5178. dp_print_ring_stat_from_hal(pdev->soc,
  5179. &pdev->soc->tx_comp_ring[i],
  5180. ring_name);
  5181. }
  5182. dp_print_ring_stat_from_hal(pdev->soc,
  5183. &pdev->rx_refill_buf_ring,
  5184. "Rx Refill Buf Ring");
  5185. dp_print_ring_stat_from_hal(pdev->soc,
  5186. &pdev->rx_refill_buf_ring2,
  5187. "Second Rx Refill Buf Ring");
  5188. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5189. dp_print_ring_stat_from_hal(pdev->soc,
  5190. &pdev->rxdma_mon_buf_ring[mac_id],
  5191. "Rxdma Mon Buf Ring");
  5192. dp_print_ring_stat_from_hal(pdev->soc,
  5193. &pdev->rxdma_mon_dst_ring[mac_id],
  5194. "Rxdma Mon Dst Ring");
  5195. dp_print_ring_stat_from_hal(pdev->soc,
  5196. &pdev->rxdma_mon_status_ring[mac_id],
  5197. "Rxdma Mon Status Ring");
  5198. dp_print_ring_stat_from_hal(pdev->soc,
  5199. &pdev->rxdma_mon_desc_ring[mac_id],
  5200. "Rxdma mon desc Ring");
  5201. }
  5202. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5203. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5204. dp_print_ring_stat_from_hal(pdev->soc,
  5205. &pdev->rxdma_err_dst_ring[i],
  5206. ring_name);
  5207. }
  5208. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5209. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5210. dp_print_ring_stat_from_hal(pdev->soc,
  5211. &pdev->rx_mac_buf_ring[i],
  5212. ring_name);
  5213. }
  5214. }
  5215. /**
  5216. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5217. * @vdev: DP_VDEV handle
  5218. *
  5219. * Return:void
  5220. */
  5221. static inline void
  5222. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5223. {
  5224. struct dp_peer *peer = NULL;
  5225. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  5226. DP_STATS_CLR(vdev->pdev);
  5227. DP_STATS_CLR(vdev->pdev->soc);
  5228. DP_STATS_CLR(vdev);
  5229. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5230. if (!peer)
  5231. return;
  5232. DP_STATS_CLR(peer);
  5233. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  5234. soc->cdp_soc.ol_ops->update_dp_stats(
  5235. vdev->pdev->ctrl_pdev,
  5236. &peer->stats,
  5237. peer->peer_ids[0],
  5238. UPDATE_PEER_STATS);
  5239. }
  5240. }
  5241. if (soc->cdp_soc.ol_ops->update_dp_stats)
  5242. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  5243. &vdev->stats, (uint16_t)vdev->vdev_id,
  5244. UPDATE_VDEV_STATS);
  5245. }
  5246. /**
  5247. * dp_print_common_rates_info(): Print common rate for tx or rx
  5248. * @pkt_type_array: rate type array contains rate info
  5249. *
  5250. * Return:void
  5251. */
  5252. static inline void
  5253. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5254. {
  5255. uint8_t mcs, pkt_type;
  5256. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5257. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5258. if (!dp_rate_string[pkt_type][mcs].valid)
  5259. continue;
  5260. DP_PRINT_STATS(" %s = %d",
  5261. dp_rate_string[pkt_type][mcs].mcs_type,
  5262. pkt_type_array[pkt_type].mcs_count[mcs]);
  5263. }
  5264. DP_PRINT_STATS("\n");
  5265. }
  5266. }
  5267. /**
  5268. * dp_print_rx_rates(): Print Rx rate stats
  5269. * @vdev: DP_VDEV handle
  5270. *
  5271. * Return:void
  5272. */
  5273. static inline void
  5274. dp_print_rx_rates(struct dp_vdev *vdev)
  5275. {
  5276. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5277. uint8_t i;
  5278. uint8_t index = 0;
  5279. char nss[DP_NSS_LENGTH];
  5280. DP_PRINT_STATS("Rx Rate Info:\n");
  5281. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5282. index = 0;
  5283. for (i = 0; i < SS_COUNT; i++) {
  5284. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5285. " %d", pdev->stats.rx.nss[i]);
  5286. }
  5287. DP_PRINT_STATS("NSS(1-8) = %s",
  5288. nss);
  5289. DP_PRINT_STATS("SGI ="
  5290. " 0.8us %d,"
  5291. " 0.4us %d,"
  5292. " 1.6us %d,"
  5293. " 3.2us %d,",
  5294. pdev->stats.rx.sgi_count[0],
  5295. pdev->stats.rx.sgi_count[1],
  5296. pdev->stats.rx.sgi_count[2],
  5297. pdev->stats.rx.sgi_count[3]);
  5298. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5299. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5300. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5301. DP_PRINT_STATS("Reception Type ="
  5302. " SU: %d,"
  5303. " MU_MIMO:%d,"
  5304. " MU_OFDMA:%d,"
  5305. " MU_OFDMA_MIMO:%d\n",
  5306. pdev->stats.rx.reception_type[0],
  5307. pdev->stats.rx.reception_type[1],
  5308. pdev->stats.rx.reception_type[2],
  5309. pdev->stats.rx.reception_type[3]);
  5310. DP_PRINT_STATS("Aggregation:\n");
  5311. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5312. pdev->stats.rx.ampdu_cnt);
  5313. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5314. pdev->stats.rx.non_ampdu_cnt);
  5315. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5316. pdev->stats.rx.amsdu_cnt);
  5317. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5318. pdev->stats.rx.non_amsdu_cnt);
  5319. }
  5320. /**
  5321. * dp_print_tx_rates(): Print tx rates
  5322. * @vdev: DP_VDEV handle
  5323. *
  5324. * Return:void
  5325. */
  5326. static inline void
  5327. dp_print_tx_rates(struct dp_vdev *vdev)
  5328. {
  5329. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5330. uint8_t index;
  5331. char nss[DP_NSS_LENGTH];
  5332. int nss_index;
  5333. DP_PRINT_STATS("Tx Rate Info:\n");
  5334. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5335. DP_PRINT_STATS("SGI ="
  5336. " 0.8us %d"
  5337. " 0.4us %d"
  5338. " 1.6us %d"
  5339. " 3.2us %d",
  5340. pdev->stats.tx.sgi_count[0],
  5341. pdev->stats.tx.sgi_count[1],
  5342. pdev->stats.tx.sgi_count[2],
  5343. pdev->stats.tx.sgi_count[3]);
  5344. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5345. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5346. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5347. index = 0;
  5348. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5349. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5350. " %d", pdev->stats.tx.nss[nss_index]);
  5351. }
  5352. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5353. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5354. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5355. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5356. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5357. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5358. DP_PRINT_STATS("Aggregation:\n");
  5359. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5360. pdev->stats.tx.amsdu_cnt);
  5361. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5362. pdev->stats.tx.non_amsdu_cnt);
  5363. }
  5364. /**
  5365. * dp_print_peer_stats():print peer stats
  5366. * @peer: DP_PEER handle
  5367. *
  5368. * return void
  5369. */
  5370. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5371. {
  5372. uint8_t i;
  5373. uint32_t index;
  5374. char nss[DP_NSS_LENGTH];
  5375. DP_PRINT_STATS("Node Tx Stats:\n");
  5376. DP_PRINT_STATS("Total Packet Completions = %d",
  5377. peer->stats.tx.comp_pkt.num);
  5378. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5379. peer->stats.tx.comp_pkt.bytes);
  5380. DP_PRINT_STATS("Success Packets = %d",
  5381. peer->stats.tx.tx_success.num);
  5382. DP_PRINT_STATS("Success Bytes = %llu",
  5383. peer->stats.tx.tx_success.bytes);
  5384. DP_PRINT_STATS("Unicast Success Packets = %d",
  5385. peer->stats.tx.ucast.num);
  5386. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5387. peer->stats.tx.ucast.bytes);
  5388. DP_PRINT_STATS("Multicast Success Packets = %d",
  5389. peer->stats.tx.mcast.num);
  5390. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5391. peer->stats.tx.mcast.bytes);
  5392. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5393. peer->stats.tx.bcast.num);
  5394. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5395. peer->stats.tx.bcast.bytes);
  5396. DP_PRINT_STATS("Packets Failed = %d",
  5397. peer->stats.tx.tx_failed);
  5398. DP_PRINT_STATS("Packets In OFDMA = %d",
  5399. peer->stats.tx.ofdma);
  5400. DP_PRINT_STATS("Packets In STBC = %d",
  5401. peer->stats.tx.stbc);
  5402. DP_PRINT_STATS("Packets In LDPC = %d",
  5403. peer->stats.tx.ldpc);
  5404. DP_PRINT_STATS("Packet Retries = %d",
  5405. peer->stats.tx.retries);
  5406. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5407. peer->stats.tx.amsdu_cnt);
  5408. DP_PRINT_STATS("Last Packet RSSI = %d",
  5409. peer->stats.tx.last_ack_rssi);
  5410. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  5411. peer->stats.tx.dropped.fw_rem);
  5412. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5413. peer->stats.tx.dropped.fw_rem_tx);
  5414. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5415. peer->stats.tx.dropped.fw_rem_notx);
  5416. DP_PRINT_STATS("Dropped : Age Out = %d",
  5417. peer->stats.tx.dropped.age_out);
  5418. DP_PRINT_STATS("NAWDS : ");
  5419. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5420. peer->stats.tx.nawds_mcast_drop);
  5421. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5422. peer->stats.tx.nawds_mcast.num);
  5423. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5424. peer->stats.tx.nawds_mcast.bytes);
  5425. DP_PRINT_STATS("Rate Info:");
  5426. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5427. DP_PRINT_STATS("SGI = "
  5428. " 0.8us %d"
  5429. " 0.4us %d"
  5430. " 1.6us %d"
  5431. " 3.2us %d",
  5432. peer->stats.tx.sgi_count[0],
  5433. peer->stats.tx.sgi_count[1],
  5434. peer->stats.tx.sgi_count[2],
  5435. peer->stats.tx.sgi_count[3]);
  5436. DP_PRINT_STATS("Excess Retries per AC ");
  5437. DP_PRINT_STATS(" Best effort = %d",
  5438. peer->stats.tx.excess_retries_per_ac[0]);
  5439. DP_PRINT_STATS(" Background= %d",
  5440. peer->stats.tx.excess_retries_per_ac[1]);
  5441. DP_PRINT_STATS(" Video = %d",
  5442. peer->stats.tx.excess_retries_per_ac[2]);
  5443. DP_PRINT_STATS(" Voice = %d",
  5444. peer->stats.tx.excess_retries_per_ac[3]);
  5445. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5446. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5447. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5448. index = 0;
  5449. for (i = 0; i < SS_COUNT; i++) {
  5450. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5451. " %d", peer->stats.tx.nss[i]);
  5452. }
  5453. DP_PRINT_STATS("NSS(1-8) = %s",
  5454. nss);
  5455. DP_PRINT_STATS("Aggregation:");
  5456. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5457. peer->stats.tx.amsdu_cnt);
  5458. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5459. peer->stats.tx.non_amsdu_cnt);
  5460. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5461. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5462. peer->stats.tx.tx_byte_rate);
  5463. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5464. peer->stats.tx.tx_data_rate);
  5465. DP_PRINT_STATS("Node Rx Stats:");
  5466. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5467. peer->stats.rx.to_stack.num);
  5468. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5469. peer->stats.rx.to_stack.bytes);
  5470. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5471. DP_PRINT_STATS("Ring Id = %d", i);
  5472. DP_PRINT_STATS(" Packets Received = %d",
  5473. peer->stats.rx.rcvd_reo[i].num);
  5474. DP_PRINT_STATS(" Bytes Received = %llu",
  5475. peer->stats.rx.rcvd_reo[i].bytes);
  5476. }
  5477. DP_PRINT_STATS("Multicast Packets Received = %d",
  5478. peer->stats.rx.multicast.num);
  5479. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5480. peer->stats.rx.multicast.bytes);
  5481. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5482. peer->stats.rx.bcast.num);
  5483. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5484. peer->stats.rx.bcast.bytes);
  5485. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5486. peer->stats.rx.intra_bss.pkts.num);
  5487. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5488. peer->stats.rx.intra_bss.pkts.bytes);
  5489. DP_PRINT_STATS("Raw Packets Received = %d",
  5490. peer->stats.rx.raw.num);
  5491. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5492. peer->stats.rx.raw.bytes);
  5493. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5494. peer->stats.rx.err.mic_err);
  5495. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5496. peer->stats.rx.err.decrypt_err);
  5497. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5498. peer->stats.rx.non_ampdu_cnt);
  5499. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5500. peer->stats.rx.ampdu_cnt);
  5501. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5502. peer->stats.rx.non_amsdu_cnt);
  5503. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5504. peer->stats.rx.amsdu_cnt);
  5505. DP_PRINT_STATS("NAWDS : ");
  5506. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5507. peer->stats.rx.nawds_mcast_drop);
  5508. DP_PRINT_STATS("SGI ="
  5509. " 0.8us %d"
  5510. " 0.4us %d"
  5511. " 1.6us %d"
  5512. " 3.2us %d",
  5513. peer->stats.rx.sgi_count[0],
  5514. peer->stats.rx.sgi_count[1],
  5515. peer->stats.rx.sgi_count[2],
  5516. peer->stats.rx.sgi_count[3]);
  5517. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5518. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5519. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5520. DP_PRINT_STATS("Reception Type ="
  5521. " SU %d,"
  5522. " MU_MIMO %d,"
  5523. " MU_OFDMA %d,"
  5524. " MU_OFDMA_MIMO %d",
  5525. peer->stats.rx.reception_type[0],
  5526. peer->stats.rx.reception_type[1],
  5527. peer->stats.rx.reception_type[2],
  5528. peer->stats.rx.reception_type[3]);
  5529. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5530. index = 0;
  5531. for (i = 0; i < SS_COUNT; i++) {
  5532. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5533. " %d", peer->stats.rx.nss[i]);
  5534. }
  5535. DP_PRINT_STATS("NSS(1-8) = %s",
  5536. nss);
  5537. DP_PRINT_STATS("Aggregation:");
  5538. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5539. peer->stats.rx.ampdu_cnt);
  5540. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5541. peer->stats.rx.non_ampdu_cnt);
  5542. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5543. peer->stats.rx.amsdu_cnt);
  5544. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5545. peer->stats.rx.non_amsdu_cnt);
  5546. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5547. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5548. peer->stats.rx.rx_byte_rate);
  5549. DP_PRINT_STATS(" Data received in last sec: %d",
  5550. peer->stats.rx.rx_data_rate);
  5551. }
  5552. /*
  5553. * dp_get_host_peer_stats()- function to print peer stats
  5554. * @pdev_handle: DP_PDEV handle
  5555. * @mac_addr: mac address of the peer
  5556. *
  5557. * Return: void
  5558. */
  5559. static void
  5560. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5561. {
  5562. struct dp_peer *peer;
  5563. uint8_t local_id;
  5564. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5565. &local_id);
  5566. if (!peer) {
  5567. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5568. "%s: Invalid peer\n", __func__);
  5569. return;
  5570. }
  5571. dp_print_peer_stats(peer);
  5572. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5573. }
  5574. /**
  5575. * dp_print_host_stats()- Function to print the stats aggregated at host
  5576. * @vdev_handle: DP_VDEV handle
  5577. * @type: host stats type
  5578. *
  5579. * Available Stat types
  5580. * TXRX_CLEAR_STATS : Clear the stats
  5581. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5582. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5583. * TXRX_TX_HOST_STATS: Print Tx Stats
  5584. * TXRX_RX_HOST_STATS: Print Rx Stats
  5585. * TXRX_AST_STATS: Print AST Stats
  5586. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5587. *
  5588. * Return: 0 on success, print error message in case of failure
  5589. */
  5590. static int
  5591. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5592. struct cdp_txrx_stats_req *req)
  5593. {
  5594. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5595. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5596. enum cdp_host_txrx_stats type =
  5597. dp_stats_mapping_table[req->stats][STATS_HOST];
  5598. dp_aggregate_pdev_stats(pdev);
  5599. switch (type) {
  5600. case TXRX_CLEAR_STATS:
  5601. dp_txrx_host_stats_clr(vdev);
  5602. break;
  5603. case TXRX_RX_RATE_STATS:
  5604. dp_print_rx_rates(vdev);
  5605. break;
  5606. case TXRX_TX_RATE_STATS:
  5607. dp_print_tx_rates(vdev);
  5608. break;
  5609. case TXRX_TX_HOST_STATS:
  5610. dp_print_pdev_tx_stats(pdev);
  5611. dp_print_soc_tx_stats(pdev->soc);
  5612. break;
  5613. case TXRX_RX_HOST_STATS:
  5614. dp_print_pdev_rx_stats(pdev);
  5615. dp_print_soc_rx_stats(pdev->soc);
  5616. break;
  5617. case TXRX_AST_STATS:
  5618. dp_print_ast_stats(pdev->soc);
  5619. dp_print_peer_table(vdev);
  5620. break;
  5621. case TXRX_SRNG_PTR_STATS:
  5622. dp_print_ring_stats(pdev);
  5623. break;
  5624. case TXRX_RX_MON_STATS:
  5625. dp_print_pdev_rx_mon_stats(pdev);
  5626. break;
  5627. case TXRX_REO_QUEUE_STATS:
  5628. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5629. break;
  5630. default:
  5631. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5632. break;
  5633. }
  5634. return 0;
  5635. }
  5636. /*
  5637. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5638. * @pdev: DP_PDEV handle
  5639. *
  5640. * Return: void
  5641. */
  5642. static void
  5643. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5644. {
  5645. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5646. int mac_id;
  5647. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5648. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5649. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5650. pdev->pdev_id);
  5651. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5652. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5653. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5654. }
  5655. }
  5656. /*
  5657. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5658. * @pdev: DP_PDEV handle
  5659. *
  5660. * Return: void
  5661. */
  5662. static void
  5663. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5664. {
  5665. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5666. int mac_id;
  5667. htt_tlv_filter.mpdu_start = 1;
  5668. htt_tlv_filter.msdu_start = 0;
  5669. htt_tlv_filter.packet = 0;
  5670. htt_tlv_filter.msdu_end = 0;
  5671. htt_tlv_filter.mpdu_end = 0;
  5672. htt_tlv_filter.attention = 0;
  5673. htt_tlv_filter.ppdu_start = 1;
  5674. htt_tlv_filter.ppdu_end = 1;
  5675. htt_tlv_filter.ppdu_end_user_stats = 1;
  5676. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5677. htt_tlv_filter.ppdu_end_status_done = 1;
  5678. htt_tlv_filter.enable_fp = 1;
  5679. htt_tlv_filter.enable_md = 0;
  5680. if (pdev->neighbour_peers_added &&
  5681. pdev->soc->hw_nac_monitor_support) {
  5682. htt_tlv_filter.enable_md = 1;
  5683. htt_tlv_filter.packet_header = 1;
  5684. }
  5685. if (pdev->mcopy_mode) {
  5686. htt_tlv_filter.packet_header = 1;
  5687. htt_tlv_filter.enable_mo = 1;
  5688. }
  5689. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5690. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5691. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5692. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5693. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5694. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5695. if (pdev->neighbour_peers_added &&
  5696. pdev->soc->hw_nac_monitor_support)
  5697. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  5698. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5699. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5700. pdev->pdev_id);
  5701. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5702. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5703. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5704. }
  5705. }
  5706. /*
  5707. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  5708. * modes are enabled or not.
  5709. * @dp_pdev: dp pdev handle.
  5710. *
  5711. * Return: bool
  5712. */
  5713. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  5714. {
  5715. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  5716. !pdev->mcopy_mode)
  5717. return true;
  5718. else
  5719. return false;
  5720. }
  5721. /*
  5722. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5723. *@pdev_handle: DP_PDEV handle.
  5724. *@val: Provided value.
  5725. *
  5726. *Return: void
  5727. */
  5728. static void
  5729. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5730. {
  5731. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5732. switch (val) {
  5733. case CDP_BPR_DISABLE:
  5734. pdev->bpr_enable = CDP_BPR_DISABLE;
  5735. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5736. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5737. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5738. } else if (pdev->enhanced_stats_en &&
  5739. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5740. !pdev->pktlog_ppdu_stats) {
  5741. dp_h2t_cfg_stats_msg_send(pdev,
  5742. DP_PPDU_STATS_CFG_ENH_STATS,
  5743. pdev->pdev_id);
  5744. }
  5745. break;
  5746. case CDP_BPR_ENABLE:
  5747. pdev->bpr_enable = CDP_BPR_ENABLE;
  5748. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5749. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5750. dp_h2t_cfg_stats_msg_send(pdev,
  5751. DP_PPDU_STATS_CFG_BPR,
  5752. pdev->pdev_id);
  5753. } else if (pdev->enhanced_stats_en &&
  5754. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5755. !pdev->pktlog_ppdu_stats) {
  5756. dp_h2t_cfg_stats_msg_send(pdev,
  5757. DP_PPDU_STATS_CFG_BPR_ENH,
  5758. pdev->pdev_id);
  5759. } else if (pdev->pktlog_ppdu_stats) {
  5760. dp_h2t_cfg_stats_msg_send(pdev,
  5761. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5762. pdev->pdev_id);
  5763. }
  5764. break;
  5765. default:
  5766. break;
  5767. }
  5768. }
  5769. /*
  5770. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5771. * @pdev_handle: DP_PDEV handle
  5772. * @val: user provided value
  5773. *
  5774. * Return: void
  5775. */
  5776. static void
  5777. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5778. {
  5779. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5780. switch (val) {
  5781. case 0:
  5782. pdev->tx_sniffer_enable = 0;
  5783. pdev->mcopy_mode = 0;
  5784. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5785. !pdev->bpr_enable) {
  5786. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5787. dp_ppdu_ring_reset(pdev);
  5788. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  5789. dp_h2t_cfg_stats_msg_send(pdev,
  5790. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5791. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  5792. dp_h2t_cfg_stats_msg_send(pdev,
  5793. DP_PPDU_STATS_CFG_BPR_ENH,
  5794. pdev->pdev_id);
  5795. } else {
  5796. dp_h2t_cfg_stats_msg_send(pdev,
  5797. DP_PPDU_STATS_CFG_BPR,
  5798. pdev->pdev_id);
  5799. }
  5800. break;
  5801. case 1:
  5802. pdev->tx_sniffer_enable = 1;
  5803. pdev->mcopy_mode = 0;
  5804. if (!pdev->pktlog_ppdu_stats)
  5805. dp_h2t_cfg_stats_msg_send(pdev,
  5806. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5807. break;
  5808. case 2:
  5809. pdev->mcopy_mode = 1;
  5810. pdev->tx_sniffer_enable = 0;
  5811. dp_ppdu_ring_cfg(pdev);
  5812. if (!pdev->pktlog_ppdu_stats)
  5813. dp_h2t_cfg_stats_msg_send(pdev,
  5814. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5815. break;
  5816. default:
  5817. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5818. "Invalid value");
  5819. break;
  5820. }
  5821. }
  5822. /*
  5823. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5824. * @pdev_handle: DP_PDEV handle
  5825. *
  5826. * Return: void
  5827. */
  5828. static void
  5829. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5830. {
  5831. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5832. if (pdev->enhanced_stats_en == 0)
  5833. dp_cal_client_timer_start(pdev->cal_client_ctx);
  5834. pdev->enhanced_stats_en = 1;
  5835. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5836. dp_ppdu_ring_cfg(pdev);
  5837. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5838. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5839. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5840. dp_h2t_cfg_stats_msg_send(pdev,
  5841. DP_PPDU_STATS_CFG_BPR_ENH,
  5842. pdev->pdev_id);
  5843. }
  5844. }
  5845. /*
  5846. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5847. * @pdev_handle: DP_PDEV handle
  5848. *
  5849. * Return: void
  5850. */
  5851. static void
  5852. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5853. {
  5854. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5855. if (pdev->enhanced_stats_en == 1)
  5856. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  5857. pdev->enhanced_stats_en = 0;
  5858. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5859. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5860. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5861. dp_h2t_cfg_stats_msg_send(pdev,
  5862. DP_PPDU_STATS_CFG_BPR,
  5863. pdev->pdev_id);
  5864. }
  5865. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5866. dp_ppdu_ring_reset(pdev);
  5867. }
  5868. /*
  5869. * dp_get_fw_peer_stats()- function to print peer stats
  5870. * @pdev_handle: DP_PDEV handle
  5871. * @mac_addr: mac address of the peer
  5872. * @cap: Type of htt stats requested
  5873. *
  5874. * Currently Supporting only MAC ID based requests Only
  5875. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5876. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5877. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5878. *
  5879. * Return: void
  5880. */
  5881. static void
  5882. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5883. uint32_t cap)
  5884. {
  5885. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5886. int i;
  5887. uint32_t config_param0 = 0;
  5888. uint32_t config_param1 = 0;
  5889. uint32_t config_param2 = 0;
  5890. uint32_t config_param3 = 0;
  5891. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5892. config_param0 |= (1 << (cap + 1));
  5893. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5894. config_param1 |= (1 << i);
  5895. }
  5896. config_param2 |= (mac_addr[0] & 0x000000ff);
  5897. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5898. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5899. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5900. config_param3 |= (mac_addr[4] & 0x000000ff);
  5901. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5902. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5903. config_param0, config_param1, config_param2,
  5904. config_param3, 0, 0, 0);
  5905. }
  5906. /* This struct definition will be removed from here
  5907. * once it get added in FW headers*/
  5908. struct httstats_cmd_req {
  5909. uint32_t config_param0;
  5910. uint32_t config_param1;
  5911. uint32_t config_param2;
  5912. uint32_t config_param3;
  5913. int cookie;
  5914. u_int8_t stats_id;
  5915. };
  5916. /*
  5917. * dp_get_htt_stats: function to process the httstas request
  5918. * @pdev_handle: DP pdev handle
  5919. * @data: pointer to request data
  5920. * @data_len: length for request data
  5921. *
  5922. * return: void
  5923. */
  5924. static void
  5925. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5926. {
  5927. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5928. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5929. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5930. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5931. req->config_param0, req->config_param1,
  5932. req->config_param2, req->config_param3,
  5933. req->cookie, 0, 0);
  5934. }
  5935. /*
  5936. * dp_set_pdev_param: function to set parameters in pdev
  5937. * @pdev_handle: DP pdev handle
  5938. * @param: parameter type to be set
  5939. * @val: value of parameter to be set
  5940. *
  5941. * return: void
  5942. */
  5943. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5944. enum cdp_pdev_param_type param, uint8_t val)
  5945. {
  5946. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5947. switch (param) {
  5948. case CDP_CONFIG_DEBUG_SNIFFER:
  5949. dp_config_debug_sniffer(pdev_handle, val);
  5950. break;
  5951. case CDP_CONFIG_BPR_ENABLE:
  5952. dp_set_bpr_enable(pdev_handle, val);
  5953. break;
  5954. case CDP_CONFIG_PRIMARY_RADIO:
  5955. pdev->is_primary = val;
  5956. break;
  5957. default:
  5958. break;
  5959. }
  5960. }
  5961. /*
  5962. * dp_set_vdev_param: function to set parameters in vdev
  5963. * @param: parameter type to be set
  5964. * @val: value of parameter to be set
  5965. *
  5966. * return: void
  5967. */
  5968. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5969. enum cdp_vdev_param_type param, uint32_t val)
  5970. {
  5971. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5972. switch (param) {
  5973. case CDP_ENABLE_WDS:
  5974. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5975. "wds_enable %d for vdev(%p) id(%d)\n",
  5976. val, vdev, vdev->vdev_id);
  5977. vdev->wds_enabled = val;
  5978. break;
  5979. case CDP_ENABLE_NAWDS:
  5980. vdev->nawds_enabled = val;
  5981. break;
  5982. case CDP_ENABLE_MCAST_EN:
  5983. vdev->mcast_enhancement_en = val;
  5984. break;
  5985. case CDP_ENABLE_PROXYSTA:
  5986. vdev->proxysta_vdev = val;
  5987. break;
  5988. case CDP_UPDATE_TDLS_FLAGS:
  5989. vdev->tdls_link_connected = val;
  5990. break;
  5991. case CDP_CFG_WDS_AGING_TIMER:
  5992. if (val == 0)
  5993. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5994. else if (val != vdev->wds_aging_timer_val)
  5995. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5996. vdev->wds_aging_timer_val = val;
  5997. break;
  5998. case CDP_ENABLE_AP_BRIDGE:
  5999. if (wlan_op_mode_sta != vdev->opmode)
  6000. vdev->ap_bridge_enabled = val;
  6001. else
  6002. vdev->ap_bridge_enabled = false;
  6003. break;
  6004. case CDP_ENABLE_CIPHER:
  6005. vdev->sec_type = val;
  6006. break;
  6007. case CDP_ENABLE_QWRAP_ISOLATION:
  6008. vdev->isolation_vdev = val;
  6009. break;
  6010. default:
  6011. break;
  6012. }
  6013. dp_tx_vdev_update_search_flags(vdev);
  6014. }
  6015. /**
  6016. * dp_peer_set_nawds: set nawds bit in peer
  6017. * @peer_handle: pointer to peer
  6018. * @value: enable/disable nawds
  6019. *
  6020. * return: void
  6021. */
  6022. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6023. {
  6024. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6025. peer->nawds_enabled = value;
  6026. }
  6027. /*
  6028. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6029. * @vdev_handle: DP_VDEV handle
  6030. * @map_id:ID of map that needs to be updated
  6031. *
  6032. * Return: void
  6033. */
  6034. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6035. uint8_t map_id)
  6036. {
  6037. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6038. vdev->dscp_tid_map_id = map_id;
  6039. return;
  6040. }
  6041. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6042. * @peer_handle: DP_PEER handle
  6043. *
  6044. * return : cdp_peer_stats pointer
  6045. */
  6046. static struct cdp_peer_stats*
  6047. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6048. {
  6049. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6050. qdf_assert(peer);
  6051. return &peer->stats;
  6052. }
  6053. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6054. * @peer_handle: DP_PEER handle
  6055. *
  6056. * return : void
  6057. */
  6058. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6059. {
  6060. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6061. qdf_assert(peer);
  6062. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6063. }
  6064. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6065. * @vdev_handle: DP_VDEV handle
  6066. * @buf: buffer for vdev stats
  6067. *
  6068. * return : int
  6069. */
  6070. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6071. bool is_aggregate)
  6072. {
  6073. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6074. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6075. if (is_aggregate)
  6076. dp_aggregate_vdev_stats(vdev, buf);
  6077. else
  6078. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6079. return 0;
  6080. }
  6081. /*
  6082. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6083. * @pdev_handle: DP_PDEV handle
  6084. * @buf: to hold pdev_stats
  6085. *
  6086. * Return: int
  6087. */
  6088. static int
  6089. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6090. {
  6091. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6092. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6093. struct cdp_txrx_stats_req req = {0,};
  6094. dp_aggregate_pdev_stats(pdev);
  6095. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  6096. req.cookie_val = 1;
  6097. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6098. req.param1, req.param2, req.param3, 0,
  6099. req.cookie_val, 0);
  6100. msleep(DP_MAX_SLEEP_TIME);
  6101. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  6102. req.cookie_val = 1;
  6103. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6104. req.param1, req.param2, req.param3, 0,
  6105. req.cookie_val, 0);
  6106. msleep(DP_MAX_SLEEP_TIME);
  6107. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6108. return TXRX_STATS_LEVEL;
  6109. }
  6110. /**
  6111. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6112. * @pdev: DP_PDEV handle
  6113. * @map_id: ID of map that needs to be updated
  6114. * @tos: index value in map
  6115. * @tid: tid value passed by the user
  6116. *
  6117. * Return: void
  6118. */
  6119. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6120. uint8_t map_id, uint8_t tos, uint8_t tid)
  6121. {
  6122. uint8_t dscp;
  6123. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6124. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6125. pdev->dscp_tid_map[map_id][dscp] = tid;
  6126. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  6127. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  6128. map_id, dscp);
  6129. return;
  6130. }
  6131. /**
  6132. * dp_fw_stats_process(): Process TxRX FW stats request
  6133. * @vdev_handle: DP VDEV handle
  6134. * @req: stats request
  6135. *
  6136. * return: int
  6137. */
  6138. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6139. struct cdp_txrx_stats_req *req)
  6140. {
  6141. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6142. struct dp_pdev *pdev = NULL;
  6143. uint32_t stats = req->stats;
  6144. uint8_t mac_id = req->mac_id;
  6145. if (!vdev) {
  6146. DP_TRACE(NONE, "VDEV not found");
  6147. return 1;
  6148. }
  6149. pdev = vdev->pdev;
  6150. /*
  6151. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6152. * from param0 to param3 according to below rule:
  6153. *
  6154. * PARAM:
  6155. * - config_param0 : start_offset (stats type)
  6156. * - config_param1 : stats bmask from start offset
  6157. * - config_param2 : stats bmask from start offset + 32
  6158. * - config_param3 : stats bmask from start offset + 64
  6159. */
  6160. if (req->stats == CDP_TXRX_STATS_0) {
  6161. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6162. req->param1 = 0xFFFFFFFF;
  6163. req->param2 = 0xFFFFFFFF;
  6164. req->param3 = 0xFFFFFFFF;
  6165. }
  6166. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6167. req->param1, req->param2, req->param3,
  6168. 0, 0, mac_id);
  6169. }
  6170. /**
  6171. * dp_txrx_stats_request - function to map to firmware and host stats
  6172. * @vdev: virtual handle
  6173. * @req: stats request
  6174. *
  6175. * Return: QDF_STATUS
  6176. */
  6177. static
  6178. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6179. struct cdp_txrx_stats_req *req)
  6180. {
  6181. int host_stats;
  6182. int fw_stats;
  6183. enum cdp_stats stats;
  6184. int num_stats;
  6185. if (!vdev || !req) {
  6186. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6187. "Invalid vdev/req instance");
  6188. return QDF_STATUS_E_INVAL;
  6189. }
  6190. stats = req->stats;
  6191. if (stats >= CDP_TXRX_MAX_STATS)
  6192. return QDF_STATUS_E_INVAL;
  6193. /*
  6194. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6195. * has to be updated if new FW HTT stats added
  6196. */
  6197. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6198. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6199. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6200. if (stats >= num_stats) {
  6201. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6202. "%s: Invalid stats option: %d", __func__, stats);
  6203. return QDF_STATUS_E_INVAL;
  6204. }
  6205. req->stats = stats;
  6206. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6207. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6208. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6209. "stats: %u fw_stats_type: %d host_stats: %d",
  6210. stats, fw_stats, host_stats);
  6211. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6212. /* update request with FW stats type */
  6213. req->stats = fw_stats;
  6214. return dp_fw_stats_process(vdev, req);
  6215. }
  6216. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6217. (host_stats <= TXRX_HOST_STATS_MAX))
  6218. return dp_print_host_stats(vdev, req);
  6219. else
  6220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6221. "Wrong Input for TxRx Stats");
  6222. return QDF_STATUS_SUCCESS;
  6223. }
  6224. /*
  6225. * dp_print_napi_stats(): NAPI stats
  6226. * @soc - soc handle
  6227. */
  6228. static void dp_print_napi_stats(struct dp_soc *soc)
  6229. {
  6230. hif_print_napi_stats(soc->hif_handle);
  6231. }
  6232. /*
  6233. * dp_print_per_ring_stats(): Packet count per ring
  6234. * @soc - soc handle
  6235. */
  6236. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6237. {
  6238. uint8_t ring;
  6239. uint16_t core;
  6240. uint64_t total_packets;
  6241. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6242. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6243. total_packets = 0;
  6244. DP_TRACE_STATS(INFO_HIGH,
  6245. "Packets on ring %u:", ring);
  6246. for (core = 0; core < NR_CPUS; core++) {
  6247. DP_TRACE_STATS(INFO_HIGH,
  6248. "Packets arriving on core %u: %llu",
  6249. core,
  6250. soc->stats.rx.ring_packets[core][ring]);
  6251. total_packets += soc->stats.rx.ring_packets[core][ring];
  6252. }
  6253. DP_TRACE_STATS(INFO_HIGH,
  6254. "Total packets on ring %u: %llu",
  6255. ring, total_packets);
  6256. }
  6257. }
  6258. /*
  6259. * dp_txrx_path_stats() - Function to display dump stats
  6260. * @soc - soc handle
  6261. *
  6262. * return: none
  6263. */
  6264. static void dp_txrx_path_stats(struct dp_soc *soc)
  6265. {
  6266. uint8_t error_code;
  6267. uint8_t loop_pdev;
  6268. struct dp_pdev *pdev;
  6269. uint8_t i;
  6270. if (!soc) {
  6271. DP_TRACE(ERROR, "%s: Invalid access",
  6272. __func__);
  6273. return;
  6274. }
  6275. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6276. pdev = soc->pdev_list[loop_pdev];
  6277. dp_aggregate_pdev_stats(pdev);
  6278. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6279. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6280. pdev->stats.tx_i.rcvd.num,
  6281. pdev->stats.tx_i.rcvd.bytes);
  6282. DP_TRACE_STATS(INFO_HIGH,
  6283. "processed from host: %u msdus (%llu bytes)",
  6284. pdev->stats.tx_i.processed.num,
  6285. pdev->stats.tx_i.processed.bytes);
  6286. DP_TRACE_STATS(INFO_HIGH,
  6287. "successfully transmitted: %u msdus (%llu bytes)",
  6288. pdev->stats.tx.tx_success.num,
  6289. pdev->stats.tx.tx_success.bytes);
  6290. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6291. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6292. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6293. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6294. pdev->stats.tx_i.dropped.desc_na.num);
  6295. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6296. pdev->stats.tx_i.dropped.ring_full);
  6297. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6298. pdev->stats.tx_i.dropped.enqueue_fail);
  6299. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6300. pdev->stats.tx_i.dropped.dma_error);
  6301. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6302. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6303. pdev->stats.tx.tx_failed);
  6304. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6305. pdev->stats.tx.dropped.age_out);
  6306. DP_TRACE_STATS(INFO_HIGH, "firmware removed: %u",
  6307. pdev->stats.tx.dropped.fw_rem);
  6308. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6309. pdev->stats.tx.dropped.fw_rem_tx);
  6310. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6311. pdev->stats.tx.dropped.fw_rem_notx);
  6312. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6313. pdev->soc->stats.tx.tx_invalid_peer.num);
  6314. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6315. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6316. pdev->stats.tx_comp_histogram.pkts_1);
  6317. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6318. pdev->stats.tx_comp_histogram.pkts_2_20);
  6319. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6320. pdev->stats.tx_comp_histogram.pkts_21_40);
  6321. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6322. pdev->stats.tx_comp_histogram.pkts_41_60);
  6323. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6324. pdev->stats.tx_comp_histogram.pkts_61_80);
  6325. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6326. pdev->stats.tx_comp_histogram.pkts_81_100);
  6327. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6328. pdev->stats.tx_comp_histogram.pkts_101_200);
  6329. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6330. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6331. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6332. DP_TRACE_STATS(INFO_HIGH,
  6333. "delivered %u msdus ( %llu bytes),",
  6334. pdev->stats.rx.to_stack.num,
  6335. pdev->stats.rx.to_stack.bytes);
  6336. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6337. DP_TRACE_STATS(INFO_HIGH,
  6338. "received on reo[%d] %u msdus( %llu bytes),",
  6339. i, pdev->stats.rx.rcvd_reo[i].num,
  6340. pdev->stats.rx.rcvd_reo[i].bytes);
  6341. DP_TRACE_STATS(INFO_HIGH,
  6342. "intra-bss packets %u msdus ( %llu bytes),",
  6343. pdev->stats.rx.intra_bss.pkts.num,
  6344. pdev->stats.rx.intra_bss.pkts.bytes);
  6345. DP_TRACE_STATS(INFO_HIGH,
  6346. "intra-bss fails %u msdus ( %llu bytes),",
  6347. pdev->stats.rx.intra_bss.fail.num,
  6348. pdev->stats.rx.intra_bss.fail.bytes);
  6349. DP_TRACE_STATS(INFO_HIGH,
  6350. "raw packets %u msdus ( %llu bytes),",
  6351. pdev->stats.rx.raw.num,
  6352. pdev->stats.rx.raw.bytes);
  6353. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6354. pdev->stats.rx.err.mic_err);
  6355. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6356. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6357. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6358. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6359. pdev->soc->stats.rx.err.invalid_rbm);
  6360. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6361. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6362. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6363. error_code++) {
  6364. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6365. continue;
  6366. DP_TRACE_STATS(INFO_HIGH,
  6367. "Reo error number (%u): %u msdus",
  6368. error_code,
  6369. pdev->soc->stats.rx.err
  6370. .reo_error[error_code]);
  6371. }
  6372. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6373. error_code++) {
  6374. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6375. continue;
  6376. DP_TRACE_STATS(INFO_HIGH,
  6377. "Rxdma error number (%u): %u msdus",
  6378. error_code,
  6379. pdev->soc->stats.rx.err
  6380. .rxdma_error[error_code]);
  6381. }
  6382. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6383. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6384. pdev->stats.rx_ind_histogram.pkts_1);
  6385. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6386. pdev->stats.rx_ind_histogram.pkts_2_20);
  6387. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6388. pdev->stats.rx_ind_histogram.pkts_21_40);
  6389. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6390. pdev->stats.rx_ind_histogram.pkts_41_60);
  6391. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6392. pdev->stats.rx_ind_histogram.pkts_61_80);
  6393. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6394. pdev->stats.rx_ind_histogram.pkts_81_100);
  6395. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6396. pdev->stats.rx_ind_histogram.pkts_101_200);
  6397. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6398. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6399. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6400. __func__,
  6401. pdev->soc->wlan_cfg_ctx
  6402. ->tso_enabled,
  6403. pdev->soc->wlan_cfg_ctx
  6404. ->lro_enabled,
  6405. pdev->soc->wlan_cfg_ctx
  6406. ->rx_hash,
  6407. pdev->soc->wlan_cfg_ctx
  6408. ->napi_enabled);
  6409. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6410. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6411. __func__,
  6412. pdev->soc->wlan_cfg_ctx
  6413. ->tx_flow_stop_queue_threshold,
  6414. pdev->soc->wlan_cfg_ctx
  6415. ->tx_flow_start_queue_offset);
  6416. #endif
  6417. }
  6418. }
  6419. /*
  6420. * dp_txrx_dump_stats() - Dump statistics
  6421. * @value - Statistics option
  6422. */
  6423. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6424. enum qdf_stats_verbosity_level level)
  6425. {
  6426. struct dp_soc *soc =
  6427. (struct dp_soc *)psoc;
  6428. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6429. if (!soc) {
  6430. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6431. "%s: soc is NULL", __func__);
  6432. return QDF_STATUS_E_INVAL;
  6433. }
  6434. switch (value) {
  6435. case CDP_TXRX_PATH_STATS:
  6436. dp_txrx_path_stats(soc);
  6437. break;
  6438. case CDP_RX_RING_STATS:
  6439. dp_print_per_ring_stats(soc);
  6440. break;
  6441. case CDP_TXRX_TSO_STATS:
  6442. /* TODO: NOT IMPLEMENTED */
  6443. break;
  6444. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6445. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6446. break;
  6447. case CDP_DP_NAPI_STATS:
  6448. dp_print_napi_stats(soc);
  6449. break;
  6450. case CDP_TXRX_DESC_STATS:
  6451. /* TODO: NOT IMPLEMENTED */
  6452. break;
  6453. default:
  6454. status = QDF_STATUS_E_INVAL;
  6455. break;
  6456. }
  6457. return status;
  6458. }
  6459. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6460. /**
  6461. * dp_update_flow_control_parameters() - API to store datapath
  6462. * config parameters
  6463. * @soc: soc handle
  6464. * @cfg: ini parameter handle
  6465. *
  6466. * Return: void
  6467. */
  6468. static inline
  6469. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6470. struct cdp_config_params *params)
  6471. {
  6472. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6473. params->tx_flow_stop_queue_threshold;
  6474. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6475. params->tx_flow_start_queue_offset;
  6476. }
  6477. #else
  6478. static inline
  6479. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6480. struct cdp_config_params *params)
  6481. {
  6482. }
  6483. #endif
  6484. /**
  6485. * dp_update_config_parameters() - API to store datapath
  6486. * config parameters
  6487. * @soc: soc handle
  6488. * @cfg: ini parameter handle
  6489. *
  6490. * Return: status
  6491. */
  6492. static
  6493. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6494. struct cdp_config_params *params)
  6495. {
  6496. struct dp_soc *soc = (struct dp_soc *)psoc;
  6497. if (!(soc)) {
  6498. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6499. "%s: Invalid handle", __func__);
  6500. return QDF_STATUS_E_INVAL;
  6501. }
  6502. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6503. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6504. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6505. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6506. params->tcp_udp_checksumoffload;
  6507. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6508. dp_update_flow_control_parameters(soc, params);
  6509. return QDF_STATUS_SUCCESS;
  6510. }
  6511. /**
  6512. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6513. * config parameters
  6514. * @vdev_handle - datapath vdev handle
  6515. * @cfg: ini parameter handle
  6516. *
  6517. * Return: status
  6518. */
  6519. #ifdef WDS_VENDOR_EXTENSION
  6520. void
  6521. dp_txrx_set_wds_rx_policy(
  6522. struct cdp_vdev *vdev_handle,
  6523. u_int32_t val)
  6524. {
  6525. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6526. struct dp_peer *peer;
  6527. if (vdev->opmode == wlan_op_mode_ap) {
  6528. /* for ap, set it on bss_peer */
  6529. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6530. if (peer->bss_peer) {
  6531. peer->wds_ecm.wds_rx_filter = 1;
  6532. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6533. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6534. break;
  6535. }
  6536. }
  6537. } else if (vdev->opmode == wlan_op_mode_sta) {
  6538. peer = TAILQ_FIRST(&vdev->peer_list);
  6539. peer->wds_ecm.wds_rx_filter = 1;
  6540. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6541. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6542. }
  6543. }
  6544. /**
  6545. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6546. *
  6547. * @peer_handle - datapath peer handle
  6548. * @wds_tx_ucast: policy for unicast transmission
  6549. * @wds_tx_mcast: policy for multicast transmission
  6550. *
  6551. * Return: void
  6552. */
  6553. void
  6554. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6555. int wds_tx_ucast, int wds_tx_mcast)
  6556. {
  6557. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6558. if (wds_tx_ucast || wds_tx_mcast) {
  6559. peer->wds_enabled = 1;
  6560. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6561. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6562. } else {
  6563. peer->wds_enabled = 0;
  6564. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6565. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6566. }
  6567. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6568. FL("Policy Update set to :\
  6569. peer->wds_enabled %d\
  6570. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6571. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6572. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6573. peer->wds_ecm.wds_tx_mcast_4addr);
  6574. return;
  6575. }
  6576. #endif
  6577. static struct cdp_wds_ops dp_ops_wds = {
  6578. .vdev_set_wds = dp_vdev_set_wds,
  6579. #ifdef WDS_VENDOR_EXTENSION
  6580. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6581. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6582. #endif
  6583. };
  6584. /*
  6585. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6586. * @vdev_handle - datapath vdev handle
  6587. * @callback - callback function
  6588. * @ctxt: callback context
  6589. *
  6590. */
  6591. static void
  6592. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6593. ol_txrx_data_tx_cb callback, void *ctxt)
  6594. {
  6595. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6596. vdev->tx_non_std_data_callback.func = callback;
  6597. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6598. }
  6599. /**
  6600. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6601. * @pdev_hdl: datapath pdev handle
  6602. *
  6603. * Return: opaque pointer to dp txrx handle
  6604. */
  6605. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6606. {
  6607. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6608. return pdev->dp_txrx_handle;
  6609. }
  6610. /**
  6611. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6612. * @pdev_hdl: datapath pdev handle
  6613. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6614. *
  6615. * Return: void
  6616. */
  6617. static void
  6618. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6619. {
  6620. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6621. pdev->dp_txrx_handle = dp_txrx_hdl;
  6622. }
  6623. /**
  6624. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6625. * @soc_handle: datapath soc handle
  6626. *
  6627. * Return: opaque pointer to external dp (non-core DP)
  6628. */
  6629. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6630. {
  6631. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6632. return soc->external_txrx_handle;
  6633. }
  6634. /**
  6635. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6636. * @soc_handle: datapath soc handle
  6637. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6638. *
  6639. * Return: void
  6640. */
  6641. static void
  6642. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6643. {
  6644. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6645. soc->external_txrx_handle = txrx_handle;
  6646. }
  6647. #ifdef FEATURE_AST
  6648. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6649. {
  6650. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6651. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6652. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6653. /*
  6654. * For BSS peer, new peer is not created on alloc_node if the
  6655. * peer with same address already exists , instead refcnt is
  6656. * increased for existing peer. Correspondingly in delete path,
  6657. * only refcnt is decreased; and peer is only deleted , when all
  6658. * references are deleted. So delete_in_progress should not be set
  6659. * for bss_peer, unless only 2 reference remains (peer map reference
  6660. * and peer hash table reference).
  6661. */
  6662. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6663. return;
  6664. }
  6665. peer->delete_in_progress = true;
  6666. dp_peer_delete_ast_entries(soc, peer);
  6667. }
  6668. #endif
  6669. #ifdef ATH_SUPPORT_NAC_RSSI
  6670. /**
  6671. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  6672. * @vdev_hdl: DP vdev handle
  6673. * @rssi: rssi value
  6674. *
  6675. * Return: 0 for success. nonzero for failure.
  6676. */
  6677. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  6678. char *mac_addr,
  6679. uint8_t *rssi)
  6680. {
  6681. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  6682. struct dp_pdev *pdev = vdev->pdev;
  6683. struct dp_neighbour_peer *peer = NULL;
  6684. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  6685. *rssi = 0;
  6686. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  6687. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  6688. neighbour_peer_list_elem) {
  6689. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  6690. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  6691. *rssi = peer->rssi;
  6692. status = QDF_STATUS_SUCCESS;
  6693. break;
  6694. }
  6695. }
  6696. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  6697. return status;
  6698. }
  6699. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6700. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6701. uint8_t chan_num)
  6702. {
  6703. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6704. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6705. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6706. pdev->nac_rssi_filtering = 1;
  6707. /* Store address of NAC (neighbour peer) which will be checked
  6708. * against TA of received packets.
  6709. */
  6710. if (cmd == CDP_NAC_PARAM_ADD) {
  6711. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  6712. client_macaddr);
  6713. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6714. dp_update_filter_neighbour_peers(vdev_handle,
  6715. DP_NAC_PARAM_DEL,
  6716. client_macaddr);
  6717. }
  6718. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6719. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6720. ((void *)vdev->pdev->ctrl_pdev,
  6721. vdev->vdev_id, cmd, bssid);
  6722. return QDF_STATUS_SUCCESS;
  6723. }
  6724. #endif
  6725. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6726. uint32_t max_peers,
  6727. bool peer_map_unmap_v2)
  6728. {
  6729. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6730. soc->max_peers = max_peers;
  6731. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6732. if (dp_peer_find_attach(soc))
  6733. return QDF_STATUS_E_FAILURE;
  6734. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  6735. return QDF_STATUS_SUCCESS;
  6736. }
  6737. /**
  6738. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6739. * @dp_pdev: dp pdev handle
  6740. * @ctrl_pdev: UMAC ctrl pdev handle
  6741. *
  6742. * Return: void
  6743. */
  6744. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6745. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6746. {
  6747. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6748. pdev->ctrl_pdev = ctrl_pdev;
  6749. }
  6750. static struct cdp_cmn_ops dp_ops_cmn = {
  6751. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6752. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6753. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6754. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6755. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6756. .txrx_peer_create = dp_peer_create_wifi3,
  6757. .txrx_peer_setup = dp_peer_setup_wifi3,
  6758. #ifdef FEATURE_AST
  6759. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6760. #else
  6761. .txrx_peer_teardown = NULL,
  6762. #endif
  6763. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6764. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6765. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6766. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6767. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6768. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6769. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6770. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  6771. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  6772. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  6773. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  6774. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  6775. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  6776. #endif
  6777. .txrx_peer_delete = dp_peer_delete_wifi3,
  6778. .txrx_vdev_register = dp_vdev_register_wifi3,
  6779. .txrx_soc_detach = dp_soc_detach_wifi3,
  6780. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6781. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6782. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6783. .txrx_ath_getstats = dp_get_device_stats,
  6784. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6785. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6786. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  6787. .delba_process = dp_delba_process_wifi3,
  6788. .set_addba_response = dp_set_addba_response,
  6789. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6790. .flush_cache_rx_queue = NULL,
  6791. /* TODO: get API's for dscp-tid need to be added*/
  6792. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6793. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6794. .txrx_stats_request = dp_txrx_stats_request,
  6795. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6796. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6797. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  6798. .txrx_set_nac = dp_set_nac,
  6799. .txrx_get_tx_pending = dp_get_tx_pending,
  6800. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6801. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6802. .display_stats = dp_txrx_dump_stats,
  6803. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6804. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6805. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6806. .txrx_intr_detach = dp_soc_interrupt_detach,
  6807. .set_pn_check = dp_set_pn_check_wifi3,
  6808. .update_config_parameters = dp_update_config_parameters,
  6809. /* TODO: Add other functions */
  6810. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6811. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6812. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6813. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6814. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6815. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  6816. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  6817. .tx_send = dp_tx_send,
  6818. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6819. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6820. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6821. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6822. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6823. .txrx_get_os_rx_handles_from_vdev =
  6824. dp_get_os_rx_handles_from_vdev_wifi3,
  6825. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  6826. };
  6827. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6828. .txrx_peer_authorize = dp_peer_authorize,
  6829. #ifdef QCA_SUPPORT_SON
  6830. .txrx_set_inact_params = dp_set_inact_params,
  6831. .txrx_start_inact_timer = dp_start_inact_timer,
  6832. .txrx_set_overload = dp_set_overload,
  6833. .txrx_peer_is_inact = dp_peer_is_inact,
  6834. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6835. #endif
  6836. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6837. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6838. #ifdef MESH_MODE_SUPPORT
  6839. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6840. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6841. #endif
  6842. .txrx_set_vdev_param = dp_set_vdev_param,
  6843. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6844. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6845. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6846. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6847. .txrx_update_filter_neighbour_peers =
  6848. dp_update_filter_neighbour_peers,
  6849. .txrx_get_sec_type = dp_get_sec_type,
  6850. /* TODO: Add other functions */
  6851. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6852. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6853. #ifdef WDI_EVENT_ENABLE
  6854. .txrx_get_pldev = dp_get_pldev,
  6855. #endif
  6856. .txrx_set_pdev_param = dp_set_pdev_param,
  6857. #ifdef ATH_SUPPORT_NAC_RSSI
  6858. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6859. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  6860. #endif
  6861. .set_key = dp_set_michael_key,
  6862. };
  6863. static struct cdp_me_ops dp_ops_me = {
  6864. #ifdef ATH_SUPPORT_IQUE
  6865. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6866. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6867. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6868. #endif
  6869. };
  6870. static struct cdp_mon_ops dp_ops_mon = {
  6871. .txrx_monitor_set_filter_ucast_data = NULL,
  6872. .txrx_monitor_set_filter_mcast_data = NULL,
  6873. .txrx_monitor_set_filter_non_data = NULL,
  6874. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6875. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6876. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6877. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6878. /* Added support for HK advance filter */
  6879. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6880. };
  6881. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6882. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6883. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6884. .get_htt_stats = dp_get_htt_stats,
  6885. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6886. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6887. .txrx_stats_publish = dp_txrx_stats_publish,
  6888. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  6889. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  6890. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  6891. /* TODO */
  6892. };
  6893. static struct cdp_raw_ops dp_ops_raw = {
  6894. /* TODO */
  6895. };
  6896. #ifdef CONFIG_WIN
  6897. static struct cdp_pflow_ops dp_ops_pflow = {
  6898. /* TODO */
  6899. };
  6900. #endif /* CONFIG_WIN */
  6901. #ifdef FEATURE_RUNTIME_PM
  6902. /**
  6903. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6904. * @opaque_pdev: DP pdev context
  6905. *
  6906. * DP is ready to runtime suspend if there are no pending TX packets.
  6907. *
  6908. * Return: QDF_STATUS
  6909. */
  6910. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6911. {
  6912. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6913. struct dp_soc *soc = pdev->soc;
  6914. /* Abort if there are any pending TX packets */
  6915. if (dp_get_tx_pending(opaque_pdev) > 0) {
  6916. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6917. FL("Abort suspend due to pending TX packets"));
  6918. return QDF_STATUS_E_AGAIN;
  6919. }
  6920. if (soc->intr_mode == DP_INTR_POLL)
  6921. qdf_timer_stop(&soc->int_timer);
  6922. return QDF_STATUS_SUCCESS;
  6923. }
  6924. /**
  6925. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6926. * @opaque_pdev: DP pdev context
  6927. *
  6928. * Resume DP for runtime PM.
  6929. *
  6930. * Return: QDF_STATUS
  6931. */
  6932. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6933. {
  6934. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6935. struct dp_soc *soc = pdev->soc;
  6936. void *hal_srng;
  6937. int i;
  6938. if (soc->intr_mode == DP_INTR_POLL)
  6939. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6940. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6941. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6942. if (hal_srng) {
  6943. /* We actually only need to acquire the lock */
  6944. hal_srng_access_start(soc->hal_soc, hal_srng);
  6945. /* Update SRC ring head pointer for HW to send
  6946. all pending packets */
  6947. hal_srng_access_end(soc->hal_soc, hal_srng);
  6948. }
  6949. }
  6950. return QDF_STATUS_SUCCESS;
  6951. }
  6952. #endif /* FEATURE_RUNTIME_PM */
  6953. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6954. {
  6955. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6956. struct dp_soc *soc = pdev->soc;
  6957. if (soc->intr_mode == DP_INTR_POLL)
  6958. qdf_timer_stop(&soc->int_timer);
  6959. return QDF_STATUS_SUCCESS;
  6960. }
  6961. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6962. {
  6963. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6964. struct dp_soc *soc = pdev->soc;
  6965. if (soc->intr_mode == DP_INTR_POLL)
  6966. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6967. return QDF_STATUS_SUCCESS;
  6968. }
  6969. #ifndef CONFIG_WIN
  6970. static struct cdp_misc_ops dp_ops_misc = {
  6971. .tx_non_std = dp_tx_non_std,
  6972. .get_opmode = dp_get_opmode,
  6973. #ifdef FEATURE_RUNTIME_PM
  6974. .runtime_suspend = dp_runtime_suspend,
  6975. .runtime_resume = dp_runtime_resume,
  6976. #endif /* FEATURE_RUNTIME_PM */
  6977. .pkt_log_init = dp_pkt_log_init,
  6978. .pkt_log_con_service = dp_pkt_log_con_service,
  6979. };
  6980. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6981. /* WIFI 3.0 DP implement as required. */
  6982. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6983. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6984. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6985. .register_pause_cb = dp_txrx_register_pause_cb,
  6986. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6987. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6988. };
  6989. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6990. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6991. };
  6992. #ifdef IPA_OFFLOAD
  6993. static struct cdp_ipa_ops dp_ops_ipa = {
  6994. .ipa_get_resource = dp_ipa_get_resource,
  6995. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6996. .ipa_op_response = dp_ipa_op_response,
  6997. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6998. .ipa_get_stat = dp_ipa_get_stat,
  6999. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7000. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7001. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7002. .ipa_setup = dp_ipa_setup,
  7003. .ipa_cleanup = dp_ipa_cleanup,
  7004. .ipa_setup_iface = dp_ipa_setup_iface,
  7005. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7006. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7007. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7008. .ipa_set_perf_level = dp_ipa_set_perf_level
  7009. };
  7010. #endif
  7011. static struct cdp_bus_ops dp_ops_bus = {
  7012. .bus_suspend = dp_bus_suspend,
  7013. .bus_resume = dp_bus_resume
  7014. };
  7015. static struct cdp_ocb_ops dp_ops_ocb = {
  7016. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7017. };
  7018. static struct cdp_throttle_ops dp_ops_throttle = {
  7019. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7020. };
  7021. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7022. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7023. };
  7024. static struct cdp_cfg_ops dp_ops_cfg = {
  7025. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7026. };
  7027. /*
  7028. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7029. * @dev: physical device instance
  7030. * @peer_mac_addr: peer mac address
  7031. * @local_id: local id for the peer
  7032. * @debug_id: to track enum peer access
  7033. *
  7034. * Return: peer instance pointer
  7035. */
  7036. static inline void *
  7037. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  7038. u8 *local_id, enum peer_debug_id_type debug_id)
  7039. {
  7040. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7041. struct dp_peer *peer;
  7042. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7043. if (!peer)
  7044. return NULL;
  7045. *local_id = peer->local_id;
  7046. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7047. return peer;
  7048. }
  7049. /*
  7050. * dp_peer_release_ref - release peer ref count
  7051. * @peer: peer handle
  7052. * @debug_id: to track enum peer access
  7053. *
  7054. * Return: None
  7055. */
  7056. static inline
  7057. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7058. {
  7059. dp_peer_unref_delete(peer);
  7060. }
  7061. static struct cdp_peer_ops dp_ops_peer = {
  7062. .register_peer = dp_register_peer,
  7063. .clear_peer = dp_clear_peer,
  7064. .find_peer_by_addr = dp_find_peer_by_addr,
  7065. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7066. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7067. .peer_release_ref = dp_peer_release_ref,
  7068. .local_peer_id = dp_local_peer_id,
  7069. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7070. .peer_state_update = dp_peer_state_update,
  7071. .get_vdevid = dp_get_vdevid,
  7072. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7073. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7074. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7075. .get_peer_state = dp_get_peer_state,
  7076. };
  7077. #endif
  7078. static struct cdp_ops dp_txrx_ops = {
  7079. .cmn_drv_ops = &dp_ops_cmn,
  7080. .ctrl_ops = &dp_ops_ctrl,
  7081. .me_ops = &dp_ops_me,
  7082. .mon_ops = &dp_ops_mon,
  7083. .host_stats_ops = &dp_ops_host_stats,
  7084. .wds_ops = &dp_ops_wds,
  7085. .raw_ops = &dp_ops_raw,
  7086. #ifdef CONFIG_WIN
  7087. .pflow_ops = &dp_ops_pflow,
  7088. #endif /* CONFIG_WIN */
  7089. #ifndef CONFIG_WIN
  7090. .misc_ops = &dp_ops_misc,
  7091. .cfg_ops = &dp_ops_cfg,
  7092. .flowctl_ops = &dp_ops_flowctl,
  7093. .l_flowctl_ops = &dp_ops_l_flowctl,
  7094. #ifdef IPA_OFFLOAD
  7095. .ipa_ops = &dp_ops_ipa,
  7096. #endif
  7097. .bus_ops = &dp_ops_bus,
  7098. .ocb_ops = &dp_ops_ocb,
  7099. .peer_ops = &dp_ops_peer,
  7100. .throttle_ops = &dp_ops_throttle,
  7101. .mob_stats_ops = &dp_ops_mob_stats,
  7102. #endif
  7103. };
  7104. /*
  7105. * dp_soc_set_txrx_ring_map()
  7106. * @dp_soc: DP handler for soc
  7107. *
  7108. * Return: Void
  7109. */
  7110. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7111. {
  7112. uint32_t i;
  7113. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7114. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  7115. }
  7116. }
  7117. #ifdef QCA_WIFI_QCA8074
  7118. /**
  7119. * dp_soc_attach_wifi3() - Attach txrx SOC
  7120. * @ctrl_psoc: Opaque SOC handle from control plane
  7121. * @htc_handle: Opaque HTC handle
  7122. * @hif_handle: Opaque HIF handle
  7123. * @qdf_osdev: QDF device
  7124. * @ol_ops: Offload Operations
  7125. * @device_id: Device ID
  7126. *
  7127. * Return: DP SOC handle on success, NULL on failure
  7128. */
  7129. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7130. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7131. struct ol_if_ops *ol_ops, uint16_t device_id)
  7132. {
  7133. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7134. int target_type;
  7135. if (!soc) {
  7136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7137. FL("DP SOC memory allocation failed"));
  7138. goto fail0;
  7139. }
  7140. soc->device_id = device_id;
  7141. soc->cdp_soc.ops = &dp_txrx_ops;
  7142. soc->cdp_soc.ol_ops = ol_ops;
  7143. soc->ctrl_psoc = ctrl_psoc;
  7144. soc->osdev = qdf_osdev;
  7145. soc->hif_handle = hif_handle;
  7146. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7147. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7148. soc->hal_soc, qdf_osdev);
  7149. if (!soc->htt_handle) {
  7150. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7151. FL("HTT attach failed"));
  7152. goto fail1;
  7153. }
  7154. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7155. if (!soc->wlan_cfg_ctx) {
  7156. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7157. FL("wlan_cfg_soc_attach failed"));
  7158. goto fail2;
  7159. }
  7160. target_type = hal_get_target_type(soc->hal_soc);
  7161. switch (target_type) {
  7162. case TARGET_TYPE_QCA6290:
  7163. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7164. REO_DST_RING_SIZE_QCA6290);
  7165. soc->ast_override_support = 1;
  7166. break;
  7167. #ifdef QCA_WIFI_QCA6390
  7168. case TARGET_TYPE_QCA6390:
  7169. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7170. REO_DST_RING_SIZE_QCA6290);
  7171. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7172. soc->ast_override_support = 1;
  7173. break;
  7174. #endif
  7175. case TARGET_TYPE_QCA8074:
  7176. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7177. REO_DST_RING_SIZE_QCA8074);
  7178. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7179. soc->hw_nac_monitor_support = 1;
  7180. break;
  7181. case TARGET_TYPE_QCA8074V2:
  7182. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7183. REO_DST_RING_SIZE_QCA8074);
  7184. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7185. soc->hw_nac_monitor_support = 1;
  7186. soc->ast_override_support = 1;
  7187. break;
  7188. default:
  7189. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7190. qdf_assert_always(0);
  7191. break;
  7192. }
  7193. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7194. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7195. soc->cce_disable = false;
  7196. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7197. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7198. CDP_CFG_MAX_PEER_ID);
  7199. if (ret != -EINVAL) {
  7200. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7201. }
  7202. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7203. CDP_CFG_CCE_DISABLE);
  7204. if (ret == 1)
  7205. soc->cce_disable = true;
  7206. }
  7207. qdf_spinlock_create(&soc->peer_ref_mutex);
  7208. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7209. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7210. /* fill the tx/rx cpu ring map*/
  7211. dp_soc_set_txrx_ring_map(soc);
  7212. qdf_spinlock_create(&soc->htt_stats.lock);
  7213. /* initialize work queue for stats processing */
  7214. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7215. /*Initialize inactivity timer for wifison */
  7216. dp_init_inact_timer(soc);
  7217. return (void *)soc;
  7218. fail2:
  7219. htt_soc_detach(soc->htt_handle);
  7220. fail1:
  7221. qdf_mem_free(soc);
  7222. fail0:
  7223. return NULL;
  7224. }
  7225. #endif
  7226. /*
  7227. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7228. *
  7229. * @soc: handle to DP soc
  7230. * @mac_id: MAC id
  7231. *
  7232. * Return: Return pdev corresponding to MAC
  7233. */
  7234. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7235. {
  7236. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7237. return soc->pdev_list[mac_id];
  7238. /* Typically for MCL as there only 1 PDEV*/
  7239. return soc->pdev_list[0];
  7240. }
  7241. /*
  7242. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7243. * @soc: DP SoC context
  7244. * @max_mac_rings: No of MAC rings
  7245. *
  7246. * Return: None
  7247. */
  7248. static
  7249. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7250. int *max_mac_rings)
  7251. {
  7252. bool dbs_enable = false;
  7253. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7254. dbs_enable = soc->cdp_soc.ol_ops->
  7255. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7256. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7257. }
  7258. /*
  7259. * dp_set_pktlog_wifi3() - attach txrx vdev
  7260. * @pdev: Datapath PDEV handle
  7261. * @event: which event's notifications are being subscribed to
  7262. * @enable: WDI event subscribe or not. (True or False)
  7263. *
  7264. * Return: Success, NULL on failure
  7265. */
  7266. #ifdef WDI_EVENT_ENABLE
  7267. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7268. bool enable)
  7269. {
  7270. struct dp_soc *soc = pdev->soc;
  7271. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7272. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7273. (pdev->wlan_cfg_ctx);
  7274. uint8_t mac_id = 0;
  7275. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7276. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7277. FL("Max_mac_rings %d "),
  7278. max_mac_rings);
  7279. if (enable) {
  7280. switch (event) {
  7281. case WDI_EVENT_RX_DESC:
  7282. if (pdev->monitor_vdev) {
  7283. /* Nothing needs to be done if monitor mode is
  7284. * enabled
  7285. */
  7286. return 0;
  7287. }
  7288. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7289. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7290. htt_tlv_filter.mpdu_start = 1;
  7291. htt_tlv_filter.msdu_start = 1;
  7292. htt_tlv_filter.msdu_end = 1;
  7293. htt_tlv_filter.mpdu_end = 1;
  7294. htt_tlv_filter.packet_header = 1;
  7295. htt_tlv_filter.attention = 1;
  7296. htt_tlv_filter.ppdu_start = 1;
  7297. htt_tlv_filter.ppdu_end = 1;
  7298. htt_tlv_filter.ppdu_end_user_stats = 1;
  7299. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7300. htt_tlv_filter.ppdu_end_status_done = 1;
  7301. htt_tlv_filter.enable_fp = 1;
  7302. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7303. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7304. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7305. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7306. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7307. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7308. for (mac_id = 0; mac_id < max_mac_rings;
  7309. mac_id++) {
  7310. int mac_for_pdev =
  7311. dp_get_mac_id_for_pdev(mac_id,
  7312. pdev->pdev_id);
  7313. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7314. mac_for_pdev,
  7315. pdev->rxdma_mon_status_ring[mac_id]
  7316. .hal_srng,
  7317. RXDMA_MONITOR_STATUS,
  7318. RX_BUFFER_SIZE,
  7319. &htt_tlv_filter);
  7320. }
  7321. if (soc->reap_timer_init)
  7322. qdf_timer_mod(&soc->mon_reap_timer,
  7323. DP_INTR_POLL_TIMER_MS);
  7324. }
  7325. break;
  7326. case WDI_EVENT_LITE_RX:
  7327. if (pdev->monitor_vdev) {
  7328. /* Nothing needs to be done if monitor mode is
  7329. * enabled
  7330. */
  7331. return 0;
  7332. }
  7333. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7334. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7335. htt_tlv_filter.ppdu_start = 1;
  7336. htt_tlv_filter.ppdu_end = 1;
  7337. htt_tlv_filter.ppdu_end_user_stats = 1;
  7338. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7339. htt_tlv_filter.ppdu_end_status_done = 1;
  7340. htt_tlv_filter.mpdu_start = 1;
  7341. htt_tlv_filter.enable_fp = 1;
  7342. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7343. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7344. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7345. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7346. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7347. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7348. for (mac_id = 0; mac_id < max_mac_rings;
  7349. mac_id++) {
  7350. int mac_for_pdev =
  7351. dp_get_mac_id_for_pdev(mac_id,
  7352. pdev->pdev_id);
  7353. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7354. mac_for_pdev,
  7355. pdev->rxdma_mon_status_ring[mac_id]
  7356. .hal_srng,
  7357. RXDMA_MONITOR_STATUS,
  7358. RX_BUFFER_SIZE_PKTLOG_LITE,
  7359. &htt_tlv_filter);
  7360. }
  7361. if (soc->reap_timer_init)
  7362. qdf_timer_mod(&soc->mon_reap_timer,
  7363. DP_INTR_POLL_TIMER_MS);
  7364. }
  7365. break;
  7366. case WDI_EVENT_LITE_T2H:
  7367. if (pdev->monitor_vdev) {
  7368. /* Nothing needs to be done if monitor mode is
  7369. * enabled
  7370. */
  7371. return 0;
  7372. }
  7373. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7374. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7375. mac_id, pdev->pdev_id);
  7376. pdev->pktlog_ppdu_stats = true;
  7377. dp_h2t_cfg_stats_msg_send(pdev,
  7378. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7379. mac_for_pdev);
  7380. }
  7381. break;
  7382. default:
  7383. /* Nothing needs to be done for other pktlog types */
  7384. break;
  7385. }
  7386. } else {
  7387. switch (event) {
  7388. case WDI_EVENT_RX_DESC:
  7389. case WDI_EVENT_LITE_RX:
  7390. if (pdev->monitor_vdev) {
  7391. /* Nothing needs to be done if monitor mode is
  7392. * enabled
  7393. */
  7394. return 0;
  7395. }
  7396. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7397. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7398. for (mac_id = 0; mac_id < max_mac_rings;
  7399. mac_id++) {
  7400. int mac_for_pdev =
  7401. dp_get_mac_id_for_pdev(mac_id,
  7402. pdev->pdev_id);
  7403. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7404. mac_for_pdev,
  7405. pdev->rxdma_mon_status_ring[mac_id]
  7406. .hal_srng,
  7407. RXDMA_MONITOR_STATUS,
  7408. RX_BUFFER_SIZE,
  7409. &htt_tlv_filter);
  7410. }
  7411. if (soc->reap_timer_init)
  7412. qdf_timer_stop(&soc->mon_reap_timer);
  7413. }
  7414. break;
  7415. case WDI_EVENT_LITE_T2H:
  7416. if (pdev->monitor_vdev) {
  7417. /* Nothing needs to be done if monitor mode is
  7418. * enabled
  7419. */
  7420. return 0;
  7421. }
  7422. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7423. * passing value 0. Once these macros will define in htt
  7424. * header file will use proper macros
  7425. */
  7426. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7427. int mac_for_pdev =
  7428. dp_get_mac_id_for_pdev(mac_id,
  7429. pdev->pdev_id);
  7430. pdev->pktlog_ppdu_stats = false;
  7431. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7432. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7433. mac_for_pdev);
  7434. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7435. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7436. mac_for_pdev);
  7437. } else if (pdev->enhanced_stats_en) {
  7438. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7439. mac_for_pdev);
  7440. }
  7441. }
  7442. break;
  7443. default:
  7444. /* Nothing needs to be done for other pktlog types */
  7445. break;
  7446. }
  7447. }
  7448. return 0;
  7449. }
  7450. #endif